Previous
Next
 Chapter 4   : Circuit Characterization




Fig 4.4 : Parasitic capacitances associated a cascaded inverter pair