CMOS Logic                                                                                                                               Print this page
<< Previous |  First |  Last |  Next >>       


Fig. 3 : (a) 2 input CMOS NAND Gate     (b) 2 input CMOS NOR Gate

<< Previous |  First |  Last |  Next >>