|
Module 4: "Recap: Virtual Memory and Caches" |
|
Lecture 8: "Cache Hierarchy and Memory-level Parallelism" |
|
Set associative cache
2-way set associative
Set associative cache
Cache hierarchy
States of a cache line
Inclusion policy
The first instruction
TLB access
Memory op latency
MLP
Out-of-order loads
Load/store ordering
MLP and memory wall |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|