The Lecture Contains:
Moore’s Law
Scaling Issues
Multi-core
Thread-level Parallelism
Communication in Multi-core
Tiled CMP (Hypothetical Floor-plan)
Shared Cache CMP
Niagara Floor-plan
Implications on Software
Research Directions
References