Previous
Next
Chapter 4 : Circuit Characterization
Fig 4.8 : Two input NAND gate implementation and the equivalent RC model