Fig 4.5 (a) : Static CMOS inverter and switch models for (b) in = VDD and (b) in = 0
The propagation delay of the circuit in above situations can be analyzed using a first order RC network shown in Fig 4.6. When applying a step input (with V in going from 0 to VDD ), the capacitor charges exponentially and is given by,
