| |
Module 8: Memory Consistency Models and Case Studies of Multi-core |
| |
Lecture 15: Memory Consistency Models and Case Studies of Multi-core |
| |
The Lecture Contains:
Memory Consistency
SC
SC in MIPS R10000
Relaxed Models
CMP
Why CMP?
Moore's Law
Power Consumption?
ABCs of CMP
IBM POWER4
4-chip 8-way NUMA
32-way: Ring Bus
POWER4 Caches
POWER4 L2 Cache
|
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
|
|
|
|
