Design of Control Unit                                                                                                                                   Print this page
<< Previous |  First |  Last |  Next >>       


Figure 5.15: Timing of control signals during instruction fetch
<< Previous |  First |  Last |  Next >>