Processor Organization                                                                                                                   Print this page
<< Previous |  First |  Last |  Next >>       

 
Figure 5.8 : Two bus structure

<< Previous |  First |  Last |  Next >>