Virtual  Memory                                                                                                                                           Print this page
<< Previous |  First |  Last |  Next >>       

         The conversion of logical address to physical address is shown in the figure for the Process A.
                                         
                                         Figure 3.23: Translation of Logical Address to Physical Address

This approach solves the problems. Main memory is divided into many small equal size frames. Each process is divided into frame size pages. Smaller process requires fewer pages, larger process requires more. When a process is brought in, its pages are loaded into available frames and a page table is set up.

The translation of logical addresses to physical address is shown in the Figure 3.23.

<< Previous |  First |  Last |  Next >>