Modules / Lectures


New Assignments
Module NameDownload
Assignments-1Assignments-1
Assignments-10Assignments-10
Assignments-11Assignments-11
Assignments-12Assignments-12
Assignments-2Assignments-2
Assignments-3Assignments-3
Assignments-4Assignments-4
Assignments-5Assignments-5
Assignments-6Assignments-6
Assignments-7Assignments-7
Assignments-8Assignments-8
Assignments-9Assignments-9

Sl.No Chapter Name English
1Introduction High Speed Circuit - Design Recursive DoublingDownload
To be verified
2High Speed Circuit Design - Fast Adder CircuitsDownload
To be verified
3Lab 1 : IntroductionDownload
To be verified
4Fast Adder Circuits (Contd.)Download
To be verified
5Fast Multiplier CircuitDownload
To be verified
6Fast Multiplier Circuit (Contd.)Download
To be verified
7 Programming using X86 ISA - Addressing ModesDownload
To be verified
8Programming using X86 ISA - Addressing ModesDownload
To be verified
9Floating point - Precision and AccuracyDownload
To be verified
10Floating Point - Addition, Subtraction and MultiplicationDownload
To be verified
11Instruction Set ArchitectureDownload
To be verified
12Instruction Set Architecture (Continued)Download
To be verified
13Lab 2 : SegmentationDownload
To be verified
14Lab 2 : Segmentation-Part IIDownload
To be verified
15Lab 2 : Segmentation-Part IIIDownload
To be verified
16Orthogonal ISA, C Constructs Mapping, Addressing ModesDownload
To be verified
17Atomic and Predicated InstructionsDownload
To be verified
18Atomic and Predicated Instructions ( Contd.)Download
To be verified
19General Purpose RegistersDownload
To be verified
20Expanding opcodesDownload
To be verified
21Introduction to PipeliningDownload
To be verified
22PipeliningDownload
To be verified
23Data HazardsDownload
To be verified
24Lab 2: Instruction Scheduling - Static and DynamicDownload
To be verified
25Dynamic Instruction SchedulingDownload
To be verified
26Dynamic Instruction Scheduling (Contd..)Download
To be verified
27Control Hazard, Branch PredictionDownload
To be verified
28Process ManagementDownload
To be verified
29Branch predictionDownload
To be verified
30Global Branch PredictionDownload
To be verified
31Structural Hazard, Architectural EnhancementsDownload
To be verified
32Lab 3: Virtual MemoryDownload
To be verified
33Locality of Reference, Demand pagingDownload
To be verified
34Page Replacement AlgorithmDownload
To be verified
35Multilevel Paging, Translational Lookaside BufferDownload
To be verified
36Multilevel PagingDownload
To be verified
37Multilevel Paging-Part 1Download
To be verified
38Page Frame Allocation, Beledy's AnomalyDownload
To be verified
39Paging, CacheDownload
To be verified
40CacheDownload
To be verified
41Cache OrganisationDownload
To be verified
42Cache - Cache Coherency, Dual Ported CacheDownload
To be verified
43Multilevel Caching, MultitaskingDownload
To be verified
44Cache, Degree of MultiprogrammingDownload
To be verified
45Shared Memory ArchitectureDownload
To be verified
46Shared Memory Architecture-Part IDownload
To be verified
47Virtually Indexed - Virtually Tagged and Physically Tagged CachesDownload
To be verified
48Lab 4 : Task Switching ( Contd)Download
To be verified
49Shared Memory Architecture, Cache CoherenceDownload
To be verified
50Concurrent Programming in HardwareDownload
To be verified
51Concurrent Programming in Hardware-Part IIDownload
To be verified
52Conclusion : Recent Trends in Computer Organization & ArchitectureDownload
To be verified


Sl.No Language Book link
1EnglishNot Available
2BengaliNot Available
3GujaratiNot Available
4HindiNot Available
5KannadaNot Available
6MalayalamNot Available
7MarathiNot Available
8TamilNot Available
9TeluguNot Available