Digital System design with PLDs and FPGAs - Video course

COURSE OUTLINE

Design: Hierarchy, controller (FSM), case study, meta-stability, synchronization, FSM issues, timing issues, pipelining, resource sharing.

VHDL: Different models, simulation cycles, process, concurrent and sequential statements, loops, delay models, library packages, functions, procedures, synthesis, test bench.

PLD: SPLD and CPLD architecture, timing, applications.

FPGA: Logic block and routing architecture, Virtex-II, Stratix architectures, constraints, STA, case study.

Hardware-software co-simulation, bus function models, SoPC.

COURSE DETAIL

SI.No.	Topics	No.of Hours
1	Revision of basic Digital systems.	6
	Combinational Circuits.	
	Sequential Circuits.	
	• Timing.	
	Electrical Characteristics.	
	Power Dissipation.	
2	Current state of the field.	6
	SoC, IP Design, SoPC.	0
	 Design methodology, System Modeling, Hardware- Software Co-design. 	
	Device Technology.	
	Application Domains.	
3	Digital system Design.	7
	• Top down Approach to Design, Case study.	
	Data Path, Control Path.	
	Controller behavior and Design.	
	Case study Mealy & Moore Machines.	
	Timing of sequential circuits.	
	Pipelining, Resource sharing.	



NPTEL http://nptel.iitm.ac.in

Electronics & Communication Engineering

Pre-requisites:

1. Digital circuits.

Coordinators:

Prof. Kuruvilla Varghese Centre for Electronics Design and TechnologyIISc Bangalore

• FSM issues (Starring state, Power on Reset, State diagram optimization, State Assignment,Asynchronous Inputs, Output Races, fault Tolerance).		
VHDL for Synthesis.		
4 • Introduction.	7	
Behavioral, Data flow, Structural Models.		
Simulation Cycles.		
Process.		
Concurrent Statements.		
Sequential Statements.		
• Loops.		
Delay Models.		
Sequential Circuits, FSM Coding.		
 Library, Packages. 		
Functions, Procedures.		
Operator Inferencing.		
Test bench.		
Programmable Logic Devices.		
5 • Introduction.	7	
• Evolution: PROM, PLA, PAL.		
Architecture of PAL's.		
Applications.		
Programming PLD's.		
Design Flow.		
Programmable Interconnections.		
• Complex PLD's (MAX - 7000, APEX).		
Architecture, Resources.		
Applications.		
• Tools.		
Demonstration of the tool.		
DFPGA's.		
6 • Introduction.	7	
Logic Block Architecture.		
Routing Architecture.		
Programmable Interconnections.		
Design Flow.		
Xilinx Virtex-II (Architecture).		
Altera Stratix, Actel 54SX Architecture.		

Total	40
Debugging FPGA Design, Chipscope Pro.	
 Hardware-software co-simulation, Bus function models, BFM Simulation. 	
Xilinx Virtex II Pro, Embedded System on Programmable Chip.	
Case Study.	
• Tools.	
Applications.	
One hot encoding.	
Constraint Editor, Static Timing Analysis.	
Programming FPGA's.	
Boundary Scan.	

- 1. Jon F Wakerly, Digital Design: Principles and Practices, Prentice Hall.
- 2. Kevin Skahil, VHDL for programmable logic, Addison Wesley.
- 3. Zainalabedin Navabi, VHDL, analysis and modeling of digital systems, McGraw-Hill.
- 4. PLD, FPGA data sheets.

A joint venture by IISc and IITs, funded by MHRD, Govt of India

http://nptel.iitm.ac.in