# NOC:VLSI Design Verification and test - Video course

#### **COURSE OUTLINE**

Digital VLSI Design flow comprises three basic phases: Design, Verification and Test. The web course would cover theoretical, implementation and CAD tools pertaining to these three phases. Although there can be individual full courses for each of these phases, the present course aims at covering the important problems/algorithms/tools so that students get a comprehensive idea of the whole digital VLSI design flow.

VLSI Design: High level Synthesis, Verilog RTL Design, Combinational and Sequential Synthesis Logic Synthesis (for large circuits).

Verification Techniques: Introduction to Hardware Verification and methodologies, Binary Decision Diagrams(BDDs) and algorithms over BDDs, Combinational equivalence checking, Temporal Logics, Modeling sequential systems and model checking, Symbolic model checking.

VLSI Testing: Introduction, Fault models, Fault Simulation, Test generation for combinational circuits, Test generation algorithms for sequential circuits and Built in Self test.

## **COURSE DETAIL**

	4	1	
SI.No	Topics	Jatindra Kum Department of Science and F	
1.	Design Module I: Introduction Lecture I: Introduction to Digital VLSI Design Flow Lecture II: High Level Design Representation Lecture III: Transformations for High Level Synthesis	Guwahati Prof.Arnab sa Department of Science and E Guwahati	
2.	Module II: Scheduling, Allocation and Binding Lecture I: Introduction to HLS: Scheduling, Allocation and Binding Problem Lecture II and III: Scheduling Algorithms		



NPTEL http://nptel.ac.in

**Electronics** & Communication Engineering

#### **Pre-requisites:**

**Digital Design** 

#### **Coordinators:**

**Dr. Santosh Biswas Department of Computer** 

Science and EngineeringIIT Guwahati

ar Deka Computer ngineeringIIT

### arkar

Computer ngineeringIIT

	Lecture IV: Binding and Allocation Algorithms
3.	Module III: Logic Optimization and Synthesis Lecture I,II and III: Two level Boolean Logic Synthesis Lecture IV: Heuristic Minimization of Two-Level Circuits Lecture V: Finite State Machine Synthesis Lecture VI: Multilevel Implementation
4.	Verification Module - IV: Binary Decision Diagram Lecture-I: Binary Decision Diagram: Introduction and construction Lecture-II: Ordered Binary Decision Diagram Lecture-III: Operations on Ordered Binary Decision Diagram Lecture-IV: Ordered Binary Decision Diagram for Sequential Circuits
5.	<b>Module - V: Temporal Logic</b> Lecture-I: Introduction and Basic Operations on Temporal Logic Lecture-II: Syntax and Semantics of CLT Lecture-III: Equivalence between CTL Formulas
6.	<b>Module-VI: Model Checking</b> Lecture-I: Verification Techniques Lecture-II, III and IV: Model Checking Algorithm Lecture-V: Symbolic Model Checking
7.	Test Module VII: Introduction to Digital Testing Lecture-I: Introduction to Digital VLSI Testing Lecture-II: Functional and Structural Testing Lecture-III: Fault Equivalence
8.	Module VIII: Fault Simulation and Testability Measures Lecture-I, II and III: Fault Simulation Lecture-IV: Testability Measures (SCOAP)
9.	Module IX: Combinational Circuit Test Pattern Generation Lecture-I: Introduction to Automatic Test Pattern Generation (ATPG) and ATPG Algebras

Lecture-II and III: D-Algorithm         10.       Module X: Sequential Circuit Testing and Scan Chains Lecture-I: ATPG for Synchronous Sequential Circuits Lecture-II and III: Scan Chain based Sequential Circuit Testing         11.       Module XI: Built in Self test (BIST) Lecture I and III: Built in Self Test Lecture III and IV: Memory Testing         References:       1.         1.       D. D. Gajski, N. D., Dutt, A.CH. Wu and S.YL. Lin, High- Leevel Synthesis: Introduction to Chip and System Design, Springer, 1st edition, 1992.         2.       S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice Hall, 2nd edition, 2003.         3.       G. De Micheli. Synthesis and optimization of digital circuits, 1st edition, 1994.         4.       M. Huth and M. Ryan, Logic in Computer Science modeling and reasoning about systems, Cambridge University Press, 2nd Edition, 2004         5.       Bushnell and Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal Circuits, Kluwer Academic Publishers, 2000	_			
<ol> <li>Module X: Sequential Circuit Testing and Scan Chains Lecture-I: ATPG for Synchronous Sequential Circuits Lecture-II and III: Scan Chain based Sequential Circuit Testing</li> <li>Module XI: Built in Self test (BIST) Lecture I and II: Built in Self Test Lecture III and IV: Memory Testing</li> <li>D. D. Gajski, N. D., Dutt, A.CH. Wu and S.YL. Lin, High- Level Synthesis: Introduction to Chip and System Design, Springer, 1st edition, 1992.</li> <li>S. Palnitkar, Verlog HDL: A Guide to Digital Design and Synthesis, Prentice Hall, 2nd edition, 2003.</li> <li>G. De Micheli. Synthesis and optimization of digital circuits, 1st edition, 1994.</li> <li>M. Huth and M. Ryan, Logic in Computer Science modeling and reasoning about systems, Cambridge University Press, 2nd Edition, 2004</li> <li>Bushnell and Agrawal, Essentials of Electronic Testing for Digital, Memory &amp; Mixed-Signal Circuits, Kluwer Academic Publishers, 2000</li> </ol>			Lecture-II and III: D-Algorithm	
11.       Module XI: Built in Self test (BIST) Lecture I and II: Built in Self Test Lecture III and IV: Memory Testing         References:         1.       D. D. Gajski, N. D., Dutt, A.CH. Wu and S.YL. Lin, High- Level Synthesis: Introduction to Chip and System Design, Springer, 1st edition, 1992.         2.       S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice Hall, 2nd edition, 2003.         3.       G. De Micheli. Synthesis and optimization of digital circuits, 1st edition, 1994.         4.       M. Huth and M. Ryan, Logic in Computer Science modeling and reasoning about systems, Cambridge University Press, 2nd Edition, 2004         5.       Bushnell and Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal Circuits, Kluwer Academic Publishers, 2000		10.	Module X: Sequential Circuit Testing and Scan Chains Lecture-I: ATPG for Synchronous Sequential Circuits Lecture-II and III: Scan Chain based Sequential Circuit Testing	
<ol> <li>References:</li> <li>D. D. Gajski, N. D., Dutt, A.CH. Wu and S.YL. Lin, High- Level Synthesis: Introduction to Chip and System Design, Springer, 1st edition, 1992.</li> <li>S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice Hall, 2nd edition, 2003.</li> <li>G. De Micheli. Synthesis and optimization of digital circuits, 1st edition, 1994.</li> <li>M. Huth and M. Ryan, Logic in Computer Science modeling and reasoning about systems, Cambridge University Press, 2nd Edition, 2004</li> <li>Bushnell and Agrawal, Essentials of Electronic Testing for Digital, Memory &amp; Mixed-Signal Circuits, Kluwer Academic Publishers, 2000</li> </ol>		11.	Module XI: Built in Self test (BIST) Lecture I and II: Built in Self Test Lecture III and IV: Memory Testing	
<ol> <li>D. D. Gajski, N. D., Dutt, A.CH. Wu and S.YL. Lin, High- Level Synthesis: Introduction to Chip and System Design, Springer, 1st edition, 1992.</li> <li>S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice Hall, 2nd edition, 2003.</li> <li>G. De Micheli. Synthesis and optimization of digital circuits, 1st edition, 1994.</li> <li>M. Huth and M. Ryan, Logic in Computer Science modeling and reasoning about systems, Cambridge University Press, 2nd Edition, 2004</li> <li>Bushnell and Agrawal, Essentials of Electronic Testing for Digital, Memory &amp; Mixed-Signal Circuits, Kluwer Academic Publishers, 2000</li> </ol>	Refe	erenc	es:	
	1 2 3 4 5	<ul> <li>D. D.</li> <li>Leve</li> <li>Sprit</li> <li>S. P.</li> <li>Synt</li> <li>G. D</li> <li>circu</li> <li>M. H</li> <li>mod</li> <li>Univ</li> <li>Bus</li> <li>Digit</li> <li>Aca</li> </ul>	<ul> <li>Gajski, N. D., Dutt, A.CH. Wu and S.YL. Lin, Highel Synthesis: Introduction to Chip and System Design, nger, 1st edition, 1992.</li> <li>alnitkar, Verilog HDL: A Guide to Digital Design and thesis, Prentice Hall, 2nd edition, 2003.</li> <li>Micheli. Synthesis and optimization of digital uits, 1st edition, 1994.</li> <li>Buth and M. Ryan, Logic in Computer Science leling and reasoning about systems, Cambridge versity Press, 2nd Edition, 2004</li> <li>hnell and Agrawal, Essentials of Electronic Testing for tal, Memory &amp; Mixed-Signal Circuits, Kluwer demic Publishers, 2000</li> </ul>	