



Digital VLSI Testing

Introduction Lecture 1

Introduction to VLSI Testing

- Q Introduction
 - Q Testing During VLSI Life Cycle
 - Q Test Generation
 - Q Fault Models
 - Q Levels of Abstraction
 - Q Overview of Test Technology
- 
- 


Introduction

Q Integrated Circuits (ICs) have grown in size and complexity since the late 1950's

- Small Scale Integration (SSI)
- Medium Scale Integration (MSI)
- Large Scale Integration (LSI)
- Very Large Scale Integration (VLSI)

Q *Moore's Law*: scale of ICs doubles every 18 months

- Growing size and complexity poses many and new testing challenges



Importance of Testing

- Q Moore's Law results from decreasing feature size (dimensions)
 - from 10s of μm to 10s of nm for transistors and interconnecting wires
- Q Operating frequencies have increased from 100KHz to several GHz
- Q Decreasing feature size increases probability of defects during manufacturing process
 - A single faulty transistor or wire results in faulty IC
 - Testing required to guarantee fault-free products

Importance of Testing

Q *Rule of Ten*: cost to detect faulty IC increases by an order of magnitude as we move from:

- device → PCB → system → field operation
 - Testing performed at all of these levels


Q Testing also used during

- Manufacturing to improve yield
 - Failure mode analysis (FMA)
- Field operation to ensure fault-free system operation
 - Initiate repairs when faults are detected

Testing During VLSI Life Cycle

Q Testing typically consists of

- Applying set of test stimuli to
- Inputs of *circuit under test* (CUT), and
- Analyzing output responses
 - If incorrect (fail), CUT assumed to be faulty
 - If correct (pass), CUT assumed to be fault-free




Testing During VLSI Development

Q Design verification targets design errors

- Corrections made prior to fabrication

Q Remaining tests target manufacturing defects

- A defect is a flaw or physical imperfection that can lead to a fault



Introduction (Contd.)

Lecture 2


Design Verification

Q Different levels of abstraction during design

- CAD tools used to synthesize design from RTL to physical level

Q Simulation used at various level to test for

- Design errors in behavioral or RTL
- Design meeting system timing requirements after synthesis



Yield and Reject Rate

Q We expect faulty chips due to manufacturing defects

- Called yield

$$\text{yield} = \frac{\text{number of acceptable parts}}{\text{total number of parts fabricated}}$$

Q 2 types of yield loss

- Catastrophic – due to random defects
- Parametric – due to process variations

Q Undesirable results during testing

- Faulty chip appears to be good (passes test)
 - Called reject rate $\text{reject rate} = \frac{\text{number of faulty parts passing final test}}{\text{total number of parts passing final test}}$
- Good chip appears to be faulty (fails test)
 - Due to poorly designed tests or lack of DFT

Electronic System Manufacturing

Q A system consists of


- PCBs that consist of
 - VLSI devices

Q PCB fabrication similar to VLSI fabrication


- Susceptible to defects

Q Assembly steps also susceptible to defects

- Testing performed at all stages of manufacturing



System-Level Operation



Q Faults occur during system operation

Q Exponential failure law

- Interval of normal system operation is random number exponentially distributed

Q Reliability

- Probability that system will operate normally until time t

$$P(T_n > t) = e^{-\lambda t}$$

- Failure rate, λ , is sum of individual component failure rates, λ_i

$$\lambda = \sum_{i=0}^k \lambda_i$$

System-Level Operation

Q Mean Time Between Failures (MTBF)

Q Repair time (R) also assumed to obey exponential distribution

- μ is repair rate

Q Mean Time To Repair (MTTR)

Q Fraction of time that system is operating normally called system availability

- High reliability systems have system availabilities greater than 0.9999
 - Referred to as “four 9s”

$$MTBF = \int_0^{\infty} e^{-\lambda t} dt = \frac{1}{\lambda}$$

$$P(R > t) = e^{-\mu t}$$

$$MTTR = \frac{1}{\mu}$$

$$\text{system availability} = \frac{MTBF}{MTBF + MTTR}$$

System-Level Testing

- Q Testing required to ensure system availability
- Q Types of system-level testing
 - On-line testing – concurrent with system operation
 - Off-line testing – while system (or portion of) is taken out of service
 - Performed periodically during low-demand periods
 - Used for diagnosis (identification and location) of faulty replaceable components to improve repair time

Test Generation

Q A test is a sequence of test patterns, called test vectors, applied to the CUT whose outputs are monitored and analyzed for the correct response

- Exhaustive testing – applying all possible test patterns to CUT
- Functional testing – testing every truth table entry for a combinational logic CUT
 - Neither of these are practical for large CUTs

Q Fault coverage is a quantitative measure of quality of a set of test vectors

Test Generation

Q Fault coverage for a given set of test vectors

$$\text{fault coverage} = \frac{\text{number of detected faults}}{\text{total number of faults}}$$

Q 100% fault coverage may be impossible due to undetectable faults

$$\text{fault detection efficiency} = \frac{\text{number of detected faults}}{\text{total number of faults} - \text{number of undetectable faults}}$$

Q *Reject rate* = $1 - \text{yield}^{(1 - \text{fault coverage})}$

- A PCB with 40 chips, each with 90% fault coverage and 90% yield, has a reject rate of 41.9%
 - Or 419,000 defective parts per million (PPM)

Test Generation

- Q **Goal:** find efficient set of test vectors with maximum fault coverage
- Q Fault simulation used to determine fault coverage
 - Requires fault models to emulate behavior of defects
- Q A good fault model:
 - Is computationally efficient for simulation
 - Accurately reflects behavior of defects
- Q No single fault model works for all possible defects

Fault Models

- Q A given fault model has k types of faults
 - $k = 2$ for most fault models
- Q A given circuit has n possible fault sites
- Q Multiple fault model – circuit can have multiple faults (including single faults)
 - Number of multiple fault = $(k+1)^n - 1$
 - Each fault site can have 1-of- k fault types or be fault-free
 - The “-1” represents the fault-free circuit
 - Impractical for anything but very small circuits
- Q Single fault model – circuit has only 1 fault
 - Number of single faults = $k \times n$
 - Good single fault coverage generally implies good multiple fault coverage

Fault Models

Q Equivalent faults

- One or more single faults that have identical behavior for all possible input patterns
- Only one fault from a set of equivalent faults needs to be simulated

Q Fault collapsing

- Removing equivalent faults
 - Except for one to be simulated
- Reduces total number of faults
 - Reduces fault simulation time
 - Reduces test pattern generation time

Introduction (Contd.)

Lecture 3

Stuck-at Faults


Q Any line can be

- Stuck-at-0 (SA0)
- Stuck-at-1 (SA1)

fault types: $k=2$

Q Example circuit:

- # fault sites: $n=9$
- # single faults $=2 \times 9 = 18$




**Truth table for fault-free behavior
and behavior of all possible stuck-at faults**

$x_1x_2x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
a SA0	0	1	0	0	0	1	0	0
a SA1	0	1	1	1	0	1	1	1
b SA0	0	1	0	1	0	1	0	1
b SA1	0	0	0	0	1	1	1	1
c SA0	0	0	0	0	0	0	1	1
c SA1	1	1	0	0	1	1	1	1
d SA0	0	1	0	0	0	1	0	0
d SA1	0	1	0	0	1	1	1	1
e SA0	0	1	0	1	0	1	1	1
e SA1	0	0	0	0	0	0	1	1
f SA0	0	0	0	0	0	0	1	1
f SA1	0	1	0	1	0	1	1	1
g SA0	0	1	0	0	0	1	0	0
g SA1	1	1	1	1	1	1	1	1
h SA0	0	0	0	0	0	0	1	1
h SA1	1	1	1	1	1	1	1	1
i SA0	0	0	0	0	0	0	0	0
i SA1	1	1	1	1	1	1	1	1

Stuck-at Faults

Q Valid test vectors

- Faulty circuit differs from good circuit
- Necessary vectors:
 - 011 detects f SA1, e SA0
 - 100 detects d SA1
 - Detect total of 10 faults
 - 001 and 110 detect remaining 8 faults



Truth table for fault-free behavior
and behavior of all possible stuck-at faults


$x_1x_2x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
a SA0	0	1	0	0	0	1	0	0
a SA1	0	1	1	1	0	1	1	1
b SA0	0	1	0	1	0	1	0	1
b SA1	0	0	0	0	1	1	1	1
c SA0	0	0	0	0	0	0	1	1
c SA1	1	1	0	0	1	1	1	1
d SA0	0	1	0	0	0	1	0	0
d SA1	0	1	0	0	1	1	1	1
e SA0	0	1	0	1	0	1	1	1
e SA1	0	0	0	0	0	0	1	1
f SA0	0	0	0	0	0	0	1	1
f SA1	0	1	0	1	0	1	1	1
g SA0	0	1	0	0	0	1	0	0
g SA1	1	1	1	1	1	1	1	1
h SA0	0	0	0	0	0	0	1	1
h SA1	1	1	1	1	1	1	1	1
i SA0	0	0	0	0	0	0	0	0
i SA1	1	1	1	1	1	1	1	1

Stuck-at Faults

Q 4 sets of equivalent faults

Q # collapsed faults = $2 \times (P_O + F_O) + G_I - N_I$

- P_O = # primary outputs
- F_O = # fanout stems
- G_I = # gate inputs
- N_I = # inverters



**Truth table for fault-free behavior
and behavior of all possible stuck-at faults**

$x_1 x_2 x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
a SA0	0	1	0	0	0	1	0	0
a SA1	0	1	1	1	0	1	1	1
b SA0	0	1	0	1	0	1	0	1
b SA1	0	0	0	0	1	1	1	1
c SA0	0	0	0	0	0	0	1	1
c SA1	1	1	0	0	1	1	1	1
d SA0	0	1	0	0	0	1	0	0
d SA1	0	1	0	0	1	1	1	1
e SA0	0	1	0	1	0	1	1	1
e SA1	0	0	0	0	0	0	1	1
f SA0	0	0	0	0	0	0	1	1
f SA1	0	1	0	1	0	1	1	1
g SA0	0	1	0	0	0	1	0	0
g SA1	1	1	1	1	1	1	1	1
h SA0	0	0	0	0	0	0	1	1
h SA1	1	1	1	1	1	1	1	1
i SA0	0	0	0	0	0	0	0	0
i SA1	1	1	1	1	1	1	1	1

Stuck-at Faults

Q # collapsed faults = $2 \times (P_O + F_O) + G_I - N_I$

- P_O = number of primary outputs
- F_O = number of fanout stems
- G_I = total number of gate inputs
for all gates including inverters
- N_I = total number of inverters

Q For example circuit, # collapsed faults = 10

- $P_O = 1$, $F_O = 1$, $G_I = 7$, and $N_I = 1$

Q Fault collapsing typically reduces number of stuck-at faults by 50% - 60%


Transistor Faults

Q Any transistor can be

- Stuck-short
 - Also known as stuck-short
 - Stuck-open
 - Also known as stuck-open
- # fault types: $k=2$

Q Example circuit

- # fault sites: $n=4$
- # single faults = $2 \times 4 = 8$



Truth table for fault-free circuit and all possible transistor faults

AB	00	01	10	11
Z	1	0	0	0
N_1 stuck-open	1	0	last Z	0
N_1 stuck-short	I_{DDQ}	0	0	0
N_2 stuck-open	1	last Z	0	0
N_2 stuck-short	I_{DDQ}	0	0	0
P_1 stuck-open	last Z	0	0	0
P_1 stuck-short	1	0	I_{DDQ}	0
P_2 stuck-open	last Z	0	0	0
P_2 stuck-short	1	I_{DDQ}	0	0


Transistor Faults

Q Stuck-short faults cause conducting path from V_{DD} to V_{SS}

- Can be detect by monitoring steady-state power supply current I_{DDQ}

Q Stuck-open faults cause output node to store last voltage level

- Requires sequence of 2 vectors for detection
 - 00→10 detects N_1 stuck-open



Truth table for fault-free circuit and all possible transistor faults

AB	00	01	10	11
Z	1	0	0	0
N_1 stuck-open	1	0	last Z	0
N_1 stuck-short	I_{DDQ}	0	0	0
N_2 stuck-open	1	last Z	0	0
N_2 stuck-short	I_{DDQ}	0	0	0
P_1 stuck-open	last Z	0	0	0
P_1 stuck-short	1	0	I_{DDQ}	0
P_2 stuck-open	last Z	0	0	0
P_2 stuck-short	1	I_{DDQ}	0	0

Transistor Faults

Q # collapsed faults = $2 \times T - T_S + G_S - T_P + G_P$

- T = number of transistors
- T_S = number of series transistors
- G_S = number of groups of series transistors
- T_P = number of parallel transistors
- G_P = number of groups of parallel transistors

Q For example circuit, # collapsed faults = 6

- $T=4$, $T_S= 2$, $G_S= 1$, $T_P= 2$, & $G_P= 1$

Q Fault collapsing typically reduces number of transistor faults by 25% to 35%

Shorts and Opens

Q Wires can be

- Open
 - Opens in wires interconnecting transistors to form gates behave like transistor stuck-open faults
 - Opens in wires interconnecting gates to form circuit behave like stuck-at faults
 - Opens are detected by vectors detecting transistor and stuck-at faults
- Short to an adjacent wire
 - Also known as a bridging fault



Bridging Faults

Q Three different models

- Wired-AND/OR
- Dominant
- Dominant-AND/OR



Q Detectable by I_{DDQ} testing

$A_S \ B_S$	0	0	0	1	1	0	1	1
$A_D \ B_D$	0	0	0	1	1	0	1	1
Wired-AND	0	0	0	0	0	0	1	1
Wired-OR	0	0	1	1	1	1	1	1
A dominates B	0	0	0	0	1	1	1	1
B dominates A	0	0	1	1	0	0	1	1
A dominant-AND B	0	0	0	0	1	0	1	1
B dominant-AND A	0	0	0	1	0	0	1	1
A dominant-OR B	0	0	0	1	1	1	1	1
B dominant-OR A	0	0	1	1	1	0	1	1





Wired-AND

Wired-OR





A dominates B

B dominates A



A dominant-AND B

A dominant-OR B




B dominant-AND A

B dominant-OR A

Delay Faults and Crosstalk

- q Path-delay fault model considers cumulative propagation delay through CUT
 - 2 test vectors create transition along path
 - Faulty circuit has excessive delay
- q Delays and glitches can be caused by crosstalk between interconnect
 - due to inductance and capacitive coupling



Pattern Sensitivity and Coupling Faults

- Q Common in high density RAMs
- Q Pattern sensitivity fault
 - Contents of memory cell is affected by contents of neighboring cells
- Q Coupling fault
 - Transition in contents of one memory cell causes change in contents of another cell

Pattern Sensitivity and Coupling Faults

- q Common in memory cells of high density RAMs
- q Pattern sensitivity fault
 - Contents of cell affected by contents of neighboring cells
- q Coupling fault
 - Transition in one cell causes change in another cell
- q Detected with specific memory test algorithms
 - Background Data Sequence (BDS) used for word-oriented memories

Notation:

w0 = write 0 (or all 0's)

r1 = read 1 (or all 1's)

↑ = address up

↓ = address down

↕ = address either way

Test Algorithm	March Test Sequence
March LR w/o BDS	↕(w0); ↓ (r0, w1); ↑ (r1, w0, r0, r0, w1); ↑ (r1, w0); ↑ (r0, w1, r1, r1, w0); ↑ (r0)
March LR with BDS	↕(w00); ↓ (r00, w11); ↑ (r11, w00, r00, r00, w11); ↑ (r11, w00); ↑ (r00, w11, r11, r11, w00); ↑ (r00, w01, w10, r10); ↑ (r10, w01, r01); ↑ (r01)

Introduction (Contd.)

Lecture 4

Levels of Abstraction

Q High levels have few implementation details needed for effective test generation

- Fault models based on gate & physical levels

Q Example: two circuits for same specification

- Ckt B test vectors do not detect 4 faults in Ckt A

$$f(a,b,c) = \sum_m(1,7) + d(3) = \bar{a}\bar{b}c + abc + Xabc$$

Circuit A

	ab	0	0	0	1	1	1	1	0
c									
0				1	1			X	
1						1	1		

$$f = abc + \bar{a}\bar{b}c$$

Test Vectors

{111,110,101,011,010,000}


Circuit B

	ab	0	0	0	1	1	1	1	0
c									
0				1	1			X	
1						1			

$$f = ab + bc$$

Test Vectors

{111,101,010,000}



Overview of VLSI Test Technology

Q Automatic Test Equipment (ATE)
consists of

- Computer – for central control and flexible test & measurement for different products
- Pin electronics & fixtures – to apply test patterns to pins & sample responses
- Test program – controls timing of test patterns & compares response to known good responses

Overview of VLSI Test Technology

Q Automatic Test Pattern Generation (ATPG)

- Algorithms generating sequence of test vectors for a given circuit based on specific fault models

Q Fault simulation

- Emulates fault models in CUT and applies test vectors to determine fault coverage
- Simulation time (significant due to large number of faults to emulate) can be reduced by
 - Parallel, deductive, and concurrent fault simulation

Overview of VLSI Test Technology

Q Design for Testability (DFT)

- Generally incorporated in design
- Goal: improve controllability and/or observability of internal nodes of a chip or PCB


Q Three basic approaches

- Ad-hoc techniques
- Scan design
 - Boundary Scan
- Built-In Self-Test (BIST)


Design of Testability

Q Ad-hoc DFT techniques

- Add internal test points (usually multiplexers) for
 - Controllability
 - Observability
- Added on a case-by-case basis
 - Primarily targets “hard to test” portions of chip



controllability test point



observability test point


Design for Testability

Q Scan design

- Transforms flip-flops of chip into a shift register
- Scan mode facilitates
 - Shifting in test vectors
 - Shifting out responses

Q Good CAD tool support


- Transforming flip-flops to shift register
- ATPG



Design for Testability

Q Boundary Scan – scan design applied to I/O buffers of chip


- Used for testing interconnect on PCB
 - Provides access to internal DFT capabilities
- IEEE standard 4-wire Test Access Port (TAP)



Design for Testability

Q Built-In Self-Test (BIST)

- Incorporates test pattern generator (TPG) and output response analyzer (ORA) internal to design
 - Chip can test itself
- Can be used at all levels of testing
 - Device → PCB → system → field operation



Concluding Remarks

qMany new testing challenges presented by

- Increasing size and complexity of VLSI devices
- Decreasing feature size

qLow power VLSI testing

qTemperature aware testing

DFT
Lecture 5

Design for Testability

Design For Testability - contents

- ▮ Introduction
- ▮ Testability Analysis
- ▮ Design for Testability Basics
- ▮ Scan Cells Designs
- ▮ Scan Architectures
- ▮ Scan Design Rules
- ▮ Scan Design Flow
- ▮ Special-Purpose Scan Designs
- ▮ RTL Design for Testability
- ▮ Concluding Remarks

Introduction

D History

- During early years, design and test were separate
 - The final quality of the test was determined by keeping track of the number of defective parts shipped to the customer
 - Defective parts per million (PPM) shipped was a final test score.
 - This approach worked well for small-scale integrated circuit
- During 1980s, fault simulation was used
 - Failed to improve the circuit's fault coverage beyond 80%
- Increased test cost and decreased test quality lead to DFT engineering

Introduction

D History

- Various testability measures & *ad hoc* testability enhancement methods
 - To improve the testability of a design
 - To ease sequential ATPG (automatic test pattern generation)
 - Still quite difficult to reach more than 90% fault coverage
- Structured DFT
 - To conquer the difficulties in controlling and observing the internal states of sequential circuits
 - Scan design is the most popular structured DFT approach
- Design for testability (DFT) has migration recently
 - From gate level to register-transfer level (RTL)

Testability Analysis

▮ Testability:

- A relative measure of the effort or cost of testing a logic circuit

▮ Testability Analysis:

- The process of assessing the testability of a logic circuit

▮ Testability Analysis Techniques:

- Topology-based Testability Analysis
 - SCOAP - *Sandia Controllability/Observability Analysis Program*
 - *Probability-based testability analysis*
- Simulation-based Testability Analysis

Testability Analysis

▮ *Controllability*

- Reflects the difficulty of setting a signal line to a required logic value from primary inputs

▮ *Observability*

- Reflects the difficulty of propagating the logic value of the signal line to primary outputs

Probability-Based Testability Analysis

- ▷ Used to analyze the **random testability** of the circuit
 - $C0(s)$: probability-based 0-controllability of s
 - $C1(s)$: probability-based 1-controllability of s
 - $O(s)$: probability-based observability of s
- ▷ Range between 0 and 1
- ▷ $C0(s) + C1(s) = 1$

Probability-based controllability

calculation rules

	0-controllability (Primary input, output, branch)	1-controllability (Primary input, output, branch)
Primary Input	p_0	$p_1 = 1 - p_0$
AND	$1 - (\text{output 1-controllability})$	$\prod (\text{input 1-controllabilities})$
OR	$\prod (\text{input 0-controllabilities})$	$1 - (\text{output 0-controllability})$
NOT	Input 1-controllability	Input 0-controllability
NAND	$\prod (\text{input 1-controllabilities})$	$1 - (\text{output 0-controllability})$
NOR	$1 - (\text{output 1-controllability})$	$\prod (\text{input 0-controllabilities})$
BUFFER	Input 0-controllability	Input 1-controllability
XOR	$1 - 1\text{-controllability}$	$\Sigma (C1(a) \times C0(b), C0(a) \times C1(b))$
XNOR	$1 - 1\text{-controllability}$	$\Sigma (C0(a) \times C0(b), C1(a) \times C1(b))$
Branch	Stem 0-controllability	Stem 1-controllability

Probability-based observability calculation rules

	Observability (Primary output, input, stem)
Primary Output	1
AND / NAND	Π (output observability, 1-controllabilities of other inputs)
OR / NOR	Π (output observability, 0-controllabilities of other inputs)
NOT / BUFFER	Output observability
XOR / XNOR	a : Π (output observability, $\max \{0\text{-controllability of } b, 1\text{-controllability of } b\}$) b : Π (output observability, $\max \{0\text{-controllability of } a, 1\text{-controllability of } a\}$)
Stem	$\max \{\text{branch observabilities}\}$

a, b : inputs of an XOR or XNOR gate

Design for Testability Basics

▮ *Ad hoc* DFT

- Effects are local and not systematic
- Not methodical
- Difficult to predict

▮ A structured DFT


- Easily incorporated and budgeted
- Yield the desired results
- Easy to automate

Ad Hoc Approach

▯ Typical *ad hoc* DFT techniques

- Insert test points
- Avoid asynchronous set/reset for storage elements
- Avoid combinational feedback loops
- Avoid redundant logic
- Avoid asynchronous logic
- Partition a large circuit into small blocks


Ad Hoc Approach – Test Point Insertion



Observation point insertion

OP_2 shows the structure of an observation, which is composed of a multiplexer (MUX) and a D flip-flop.

Ad Hoc Approach – Test Point Insertion



Control point insertion

A **MUX** is inserted between the source and destination ends. During normal operation, $TM = 0$, such that the value from the source end drives the destination end through the **0** port of the MUX.

During test, $TM = 1$ such that the value from the D flip-flop drives the destination end through the **1** port of the MUX.