

## Module 4 : Propagation Delays in MOS

### Lecture 21 : Logical Effort

#### Objectives

In this lecture you will learn the following

- Motivation for Logical Effort
- Definition of Logical Effort
- Delay in a Logical Gate

#### 21.1 Motivation for Logical Effort

Here, we are going to introduce the concepts on which logical effort is based. **Logical effort** as introduced by Sutherland et al is just a formalized representation of these concepts. The propagation delay of a MOS transistor depends on the capacitance of the transistor. So, as the width **W** is increased capacitance increases and so does the propagation delay. Let us say that when **C<sub>in</sub>**, the input capacitance of a gate (say inverter) is equal to **C<sub>L</sub>**, the load capacitance, then the propagation delay of the gate is  $\tau_{po}$ . If **C<sub>L</sub>** is not equal **C<sub>in</sub>**, then  $\tau_p = (C_L / C_{in}) \tau_{po}$

Now let us see that if we can introduce a buffer then can we reduce the propagation delay of the gate (see figure 21.11).




Fig 21.11: A circuit for propagation delay calculation

Here, the input capacitance of 1st gate is **C<sub>in</sub>** and the load capacitance is **C<sub>L</sub>**. The input capacitance of 2nd gate, which is also load to the 1st, is **u C<sub>in</sub>**. Consider,  $Y = C_L / C_{in}$ . Now, let us find out the optimum **C<sub>L</sub>** for which introducing a buffer will provide **C<sub>in</sub>** performance improvement. For this we use the following:  $d\tau_p / du = 0$  Solving this differential equation leads to the following result,  $u = \sqrt{Y}$ ,  $\tau_{po, opt} = 2\sqrt{Y} \tau_{po}$

From the above result, we observe that a buffer will yield better results for **Y > 4**. Here the input capacitance of first gate is **C<sub>in</sub>**, that of 2nd is **u C<sub>in</sub>**, hat of next is **u<sup>2</sup>** and so on and for the last one the input capacitance is **u<sup>N-1</sup>**.

$$\tau_p = u\tau_{po} + u\tau_{po} + \dots = Nu\tau_{po}$$

$$C_L = u^N C_{in} \Rightarrow Y = u^N$$

We have,

$$\Rightarrow N = (\ln Y / \ln u) = 2.3 * 3 \approx 7$$




Fig 21.12: A circuit of high order for propagation delay calculation

taking  $\ln u = 1$  and  $Y = 1000$ . Therefore, with **7** stages we can drive a load capacitance **1000** times the input capacitance.

Such cases arise when we have situations where we have to drive, let's say, a motor. Then  $Y > 1000$  and large currents have to be delivered. In such cases where load current is to be provided outside chip then buffer should be put very close to the output pad to avoid adding line capacitance.

## 21.2 Definition of Logical Effort

The method of logical effort is an easy way to estimate the delay in an MOS circuit. The method can be used to decide the number of logic stages on a path and also what should be the size of the transistors. Using this method we can do simple estimations in the early stages of design, which can be a starting point for more optimizations.

The logical effort of a gate tells how much worse it is at producing output current than an inverter, given that each of its inputs may contain only the same input capacitance as the inverter. Reduced output current means slower operation, and thus logical effort number for a logic gate tells how much more slowly it will drive a load than an inverter would.

Equivalently, logical effort is how much more input capacitance a gate presents to deliver the same output current as an inverter.

As we can see from the table presented above, the logical effort increases as the complexity of a gate increases. Also, for the same logic gate, as the number of inputs increases, the logical effort increases. Thus, larger or more complex logic gates will exhibit more delay.

Thus we can evaluate different choices of logical structure by considering their logical effort. For example, designs that minimize the number of stages will require more inputs for each logic gate and thus have larger logical effort. Similarly, designs with fewer inputs and thus less logical effort per stage may require more stages of logic. These tradeoffs should be evaluated for an optimum design.

### 21.1 Delay in a Logic Gate

Delays in a MOS gate are caused by the capacitive loads and due to the gate topology. We will take an inverter as the unit gate and compare performance of other gates with an inverter. A complex logic gate, which may have transistors connected in series, will have more delay than an inverter with similar transistor sizes that drives the same load, as they are poorer at driving current. The method of logical effort quantifies these effects.

We will consider  $\tau$  as the delay unit that characterizes a given MOS process.  $\tau$  is about **50ps** for a typical 0.6 process.

The absolute delay of the gate is  $d_{abs} = d \cdot \tau$ , Where **d** is unitless delay of the gate. The delay incurred by a logic gate can be expressed as,  $d = f + p$ , Where **p** is a fixed part called **parasitic delay** and **f** is proportional to the load on the gate's output called the **effort delay** or **stage effort**. **d** is measured in units of  $\tau$ .

The effort delay **f** depends on the load and on the properties of the logic gate driving that load and comprises of two components.  $f = gh$ , Where **g**, **logical effort**, accounts for the properties of the gate **h**, **electrical effort**, characterizes the load.

Combining above equations, we get -  $d = gh + p$

Thus, we see that there are four components that basically contribute to delay, namely,  $\tau$ , **g**, **h** and **p**. The process parameter  $\tau$  represents the speed of the basic transistor. The parasitic delay, **p**, represents the intrinsic delay of the gate due to its own internal capacitance. The electrical effort, **h**, is **Cout/Cin**, where **Cout** is the capacitance due to the load and **Cin** is the capacitance due to sizes of the transistors. The logical effort, **g**, expresses the effect of circuit topology and is independent of load and transistor sizing. **Thus logical effort depends only on circuit topology.**

## Recap

In this lecture you have learnt the following

- Motivation for Logical Effort
- Definition of Logical Effort
- Delay in a Logical Gate

**Congratulations, you have finished Lecture 21.**