

~~04/10/2019~~

EE5311

Module-4- Combinational Circuits

GATE SIZING:

$$\frac{G}{C_{in}} = \frac{N \cdot \text{Logic Gates}}{\sum h_k} \quad H = \frac{C_o}{C_{in}} = \frac{1}{\prod h_k}$$

$$F = GH$$

$$I_{avg} = \frac{1}{4} I_{max} = \frac{1}{4} 45mA = 11.25mA$$


$$f_{opt} = (10000)^{1/4} = 10$$

$$\text{OPTIMAL } f_k = F^{1/N}$$

$$D_{min} = \underline{\underline{N}} F^{1/N} + P \rightarrow \sum p_i$$


$$D_{min} = \underline{\underline{46}}$$

## BUFFER INSERTION



$$\begin{aligned} G' &= H \\ F &= G \cdot H \end{aligned}$$

$$D_{min} = n_1(F)^{1/n} + P \quad (N - n_1)$$



$$\begin{aligned} \hat{G} &= \text{New path Logical effort} = G \cdot \prod_{i=1}^n p_{inv} \\ \hat{H} &= \text{New path electrical } \sim = H \end{aligned}$$

$$\begin{aligned} \hat{D}_{min} &= N (\hat{G} \hat{H})^{1/N} + P + (N - n_1) p_{inv} \\ &= N (\hat{F})^{1/N} + P + (N - n_1) p_{inv} \end{aligned}$$

$$\begin{aligned} \hat{P} &= \text{New parasitic effort} = P + (N - n_1) p_{inv} \\ \hat{F} &= \text{Parasitic effort of inv} (= 1) \end{aligned}$$

$$\frac{\partial \hat{D}_{\min}}{\partial N} = 0$$

$$\hat{D}_{\min} = NF^{\frac{1}{N}} + (N-n)P_{\text{inv}} + P$$

$$\frac{\partial \hat{D}_{\min}}{\partial N} = F^{\frac{1}{N}}(1) + NF^{\frac{1}{N}}\left(\frac{-1}{N}\right)\ln(F) + P_{\text{inv}}$$

$$\Rightarrow F^{\frac{1}{N}}(1 - \ln(F^{\frac{1}{N}})) + P_{\text{inv}} = 0$$

Let OPTIMAL STAGE EFFORT =  $\rho = F^{\frac{1}{N}}$

$$\Rightarrow \rho(1 - \ln(\rho)) + P_{\text{inv}} = 0$$


$$\rho(1 - \ln(\rho)) + 1 = 0$$

When  $\rho = 3.59$

$$\rho_{\text{opt}} = 3.59 \sim 4$$

$$\rho_{\text{opt}} = (F)^{1/N} \Rightarrow I = \frac{1}{N} \log \rho_{\text{opt}}(F)$$

$$\Rightarrow N = \frac{\log(F)}{\log 4}$$



$$F = 10^4 = (20/9) \times 4500$$

$$N = \log_4(10^4) = 6.64$$

POST BUFFERING:  $N_{opt} = 6/7 \rightarrow 6$

$$D_{min} = 6 \times (10^4)^{1/6} + 6 + 2 \times 1 \\ = 35.8$$