



~~2/11/2019~~


EE5311

MODULE - 4 COMBINATIONAL CIRCUITS



TRANSMISSION GATE CIRCUITS





$$Y = Y_1 (\text{WIRE OR}) Y_2$$




$\rightarrow (64:1 \text{ mux})$





TRI STATE INVERTER

A	EN	Y
0	0	Z
0	1	1
1	0	Z
1	1	0




STATIC TIMING ANALYSIS (STA)

$$d_o = \max(a_i + d_i)$$

$d_i = \text{DELAY FROM } i^{\text{th}} \text{ INPUT}$
 $T_o \text{ O/P.}$

ARRIVAL TIME: MIN TIME
 AFTER WHICH
 O/P OF TIME


GATE IS
 STABLE



GIVEN: TIMING SPEC
 \Rightarrow MAX AT (arrival time)
 at any $PO \leq T_{SPEC}$

! INCREASING SIZE

PATH SIZING \rightarrow NOT SCALABLE



$$\text{Var : } (x_1, x_2, \dots, x_7)$$

$$a_1 \leq (x_1 + 1)$$

$$a_2 \leq a_1 + d_2$$

$$a_3 \leq \max(a_2 + d_3, a_5 + d_3)$$

$$\leq d_3 + \max(a_2, a_5)$$

$$a_4 \leq a_3 + d_4$$

$$a_7 \leq a_6 + d_6$$

$$\max(a_4, a_7) \leq T_{\text{Spec}}$$

$$\Rightarrow O(N) \text{ const}$$

MINIMIZE: $\sum x_k$

$$\max(a_4, a_7) \leq T_{\text{SPEC}}$$

$$\begin{aligned} \hookrightarrow a_4 &\leq T_{\text{SPEC}} \\ a_7 &\leq T_{\text{SPEC}} \end{aligned}$$

CONVEX PROBLEM \Rightarrow SOLUTION IS A GLOBAL MINIMUM