



4/11/2019

EES311

MODULE - S - SEQUENTIAL CIRCUITS

+ve EDGE TRIG FLOP





### PROBLEM:

LARGE CLOCK  
LOAD (4 Trans  
per CLK  
&  $\overline{\text{CLK}}$ )

$$t_{\text{setup}} = T_{I_1} + T_{TG_1} + T_{I_2} + T_{I_3}$$

$$T_{\text{cq}} = T_{TG_3} + T_{I_5}$$

$$T_{\text{hold}} = 0 \quad (-T_{I_1})$$


### DELAY ANALYSIS



$$\left. \begin{array}{l} t_{\text{setup}} = \\ t_{\text{hold}} = \\ T_{\text{cq.}} = \end{array} \right\}$$

### ASSUMPTION


- 1) CLK IS IDEAL  
 $\Rightarrow$  ZERO RISE & FALL

- 2) NO CLK SKew






-ve LATCH



$C_1$   
BREAKING FEED -  
BACK PATH

$C_2$   
NOT BREAKING  
FB PATH





# NPTEL