




05/09/2019

EE531  
MODULE 3 - THE INVERTER



STATIC

ROBUSTNESS OF A CMOS INVERTER

\* RAIL - RAIL VOLTAGE SWING ( $0 \rightarrow GND$   
 $1 \rightarrow V_{DD}$ )


\* RATIOLESS LOGIC (IND OF  $W_p/W_n$ )

\* O/P IMP IS VERY LOW  $\Rightarrow$  IMMUNE TO NOISE


\* ZERO GATE CURRENT  $\Rightarrow$  INFINITE FANOUT

\* STEADY STATE CURRENT  $\sim 0$


DELAY



O/P RISE



O/P FALL



SWITCH MODEL

$$T_{fall} : \text{FALL DELAY} : 0.693 \cdot R_{eqn} C_L$$

$$T_{rise} : \text{RISE} : 0.693 R_{eqp} C_L$$

$$R_{eqn} C_L = R_{eqp} \cdot C_L$$

$$\Rightarrow I_{DSATn} = |I_{DSATp}|$$

$$R_{eqn} = \frac{3}{4} \frac{V_{DD}}{I_{DSATn}}$$


$$R_{eqp} = \frac{3}{4} \frac{V_{DD}}{I_{DSATp}}$$

$$K_n' W_n = |K_p'| W_p$$



$$\Rightarrow \mu_n \cancel{f_{ox}} W_n = \mu_p \cancel{f_{ox}} W_p$$

$$\Rightarrow \frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} \quad \therefore \text{FOR EQUAL RISE AND FALL DELAY.}$$



$$W_p \approx 2 W_n$$




TRANSIENT      RESPONSE



DELAY : INPUT 50%. TO OUTPUT  
50%.




NPTEL



- \* DYNAMIC POWER
- \* SWITCHING POWER  $\rightarrow$  SHORT CIRCUIT POWER
- \* LEAKAGE POWER  $\rightarrow$  STEADY STATE

### DYNAMIC POWER / ENERGY



$$i_c(t) = C_L \cdot \frac{dV_o}{dt}$$

$$E_{V_{DD}} = \int_0^{\infty} V_{supp}(t) \cdot i(t) dt$$

$$E_{VDD} = \int_0^{V_{DD}} V_{DD} \cdot C_L \frac{dV_O}{dt} dt = C_L V_{DD}^2$$

$$E_C = \int_0^{\infty} V_O \cdot i(t) dt = \int_0^{V_{DD}} V_O \cdot C_L dV_O = \frac{1}{2} C_L V_{DD}^2$$

for every charge:  $\frac{1}{2} C_L V_{DD}^2$  is dir in the PMOS Transistor  
 for "DISCHARGE": ~ - - - - -

