


19/09/2019

EE5311

MODULE-4 : Combinational Circuits

Implementing Any Boolean Function



A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1

$Y = \text{sum of products}$

$$= \sum m(0, 3, 7) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + ABC$$

$$Y = m_0 + m_3 + m_4 \quad (\text{SOP})$$

$$\bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C$$

OR (SUM)

Product (AND)

$$X \text{ --- } \begin{matrix} A \\ B \end{matrix} \text{ --- } Y = Y = (A \cdot B) \cdot X$$

$$X_1 \text{ --- } \begin{matrix} A \\ B \end{matrix} \text{ --- } Y = Y = A \cdot X_1 + B \cdot X_2$$

$$X \text{ --- } \begin{matrix} A \\ B \end{matrix} \text{ --- } Y = (A \cdot B) \cdot X$$

VDD - V_t

NMOS TRANSISTORS \rightarrow Pull Down Logic


$$Y = ABC + \bar{A}\bar{B}\bar{C}$$

$$\begin{aligned} \text{WHEN } A=1, B=1, C=1 &\Rightarrow ABC=1 \Rightarrow Y=1 \\ \bar{A}=\bar{B}=\bar{C}=1 &\Rightarrow \bar{A}\bar{B}\bar{C}=1 \Rightarrow Y=1 \\ &\Rightarrow (\text{USE NMOS}) \end{aligned}$$

$$Y = f(A, B, C)$$

$$\begin{aligned} \text{STEP 1: INVERT } Y \\ \Rightarrow \bar{Y} = \bar{f}(A, B, C) \end{aligned}$$

$$\begin{aligned} Y &= \overline{AB+CD} \\ \Rightarrow \bar{Y} &= AB+CD \end{aligned}$$





$$\left. \begin{array}{l} A=1, B=1, Y=0 \\ C=1, D=1, Y=0 \\ A=B=C=D=1, Y=0 \end{array} \right\} \text{SIMILAR CONDITIONS}$$

OTHER CONDITIONS \longrightarrow O/P IS "FLOATING" OR HIGH STATE (Z)


$$\overline{Y} = AB + CD$$

$$Y = \overline{\overline{Y}} = \overline{AB + CD} = \underbrace{\left(\downarrow \overline{A+B} \right) \left(\downarrow \overline{C+D} \right)}_{\text{PUN - PULL UP N/L}}$$



$$\gamma = \overline{AB + CD}$$


$$\gamma = AB + CD$$



$$\gamma = \bar{A} \cdot \bar{B} + \bar{C} \bar{D}$$


$$Y = \overline{A+BC}$$

- ① INVERT $Y \Rightarrow \overline{Y} = A+BC$
- ② IMPLEMENT PDN




$$Y_{PDN} = \overline{A+BC}$$

$$Y = \overline{A+B(C+D)}$$




$$Y_{PDN} = \overline{A(B+C)}$$

SIZING:



DELAT IS SYM

$$W_p = 2W_n$$




REFERENCE

CMOS

INVERTER

WORST CASE PUPD
RESISTANCE



NAND2: $Y = \overline{AB}$



$$R = \frac{3V_{DD}}{4 \cdot I_{DPM}}$$

PDN RESISTANCE



$$R_x = \frac{3V_{DD}}{4 \cdot \alpha \cdot I_{DPM}} = \frac{R}{\alpha}$$

$$\Rightarrow \frac{2R}{\alpha} = R$$