


MIRRORED ADDER

- 1) MIRRORED IDEA TO REDUCE PMOS STACK SIZE
- 2) C_{in} (TIMING CRITICAL) \rightarrow TO TRANSISTOR OF LEAST LG
- 3) C_{in} CONNECTED TO \sim CLOSEST TO O/P
- 4) OPTIMIZED SUM TO BE GEN FROM $\overline{C_0}$



$t_{triple} = t_{sum} + (N-1) t_{carry}$

$P = A \oplus B$

$C = AB$


$S = P \oplus C_n$



$C_{out} = \underline{C} + \underline{P} C_n$

$$S = f(A, B, C)$$

$$\bar{S} = f(\bar{A}, \bar{B}, \bar{C})$$

2 8 TRANSISTORS





$$S = P \oplus C_i$$

$$C_o = C_i + P C_i$$

$$P = A \bar{B} + \bar{A} B$$


$$S = P \bar{C}_i + \bar{P} C_i$$

DELAY IS SIMILAR FOR C_o & S

$$C_o = C_i + P C_i$$

SERVER: 128

CARRY SKIP ADDER



PARTITION N BITS INTO M BIT SEGMENTS

STAGES = $\frac{N}{M}$

