


26/09/2019

EE5311


MODULE - 4 : COMBINATIONAL CIRCUITS

PARASITIC DELAY




$$P = \frac{\sigma_{CK}}{3CK} = 2$$

Driving A: Load capacitance




RISE PROP DELAY:



$$\text{rise delay} = R \cdot (6c + CL)$$

$$\text{fall delay} = R(6c + CL)$$






$$\text{Rise delay} = \frac{R}{K} (6KC + C_L)$$

$$= \underbrace{SRC_L}_{\text{ }} + \frac{R \cdot CL}{K}$$

Parasitic load delay term

$$\frac{R \cdot C_L}{K} = \frac{R \cdot C_L \cdot (C_{UNIT})}{(C_{DUT})} = R \cdot \left(\frac{C_L}{C_{DUT}}\right) \cdot C_{UNIT}$$

$$\text{delay} = R \left(\frac{C_L}{C_{DUT}}\right) \cdot C_{UNIT} + n_{RC}$$




Normalized delay : delay ÷ delay of a ref unit $\hat{\text{inv}} = 3RC$

$$\hat{d} = \left(R \cdot \left(\frac{C_L}{C_{DUT}}\right) \cdot C_{UNIT} + n_{RC} \right) / 3RC .$$

$$= \underbrace{\left(\frac{C_L}{C_{DUT}}\right)}_{\text{unit}} \cdot \underbrace{\left(\frac{C_{UNIT}}{3C}\right)}_{\text{unit}} + \underbrace{\left(\frac{n}{3}\right)}_{\text{unit}}$$

$$\left(\frac{C_L}{C_{DUT}}\right) \cdot \left(\frac{C_{UNIT}}{3C}\right)$$






ELECTRICAL
LOGICAL }
EFFORT } PURELY A FUNCTION
OF THE LOGIC

TOPOLOGY



PATH delay = $d_{I_1} + d_{DUT}$ (d_{NAND}
OR d_{NOR})
delay of I_1 should be same





$$d\mu\tau = R C_L$$

$$\frac{5\alpha C}{R} \Rightarrow \frac{5\alpha C = 4C}{\therefore \alpha = \frac{4}{5}}$$


$\frac{(R/\alpha)}{5} = (5/4)R$

$\frac{1}{C_L}$


$$d\mu\tau = \frac{5}{4} R \cdot C_L$$

$\frac{1}{4} C$

$$d_{\text{delay}} = \left(\frac{C_L}{C_{\text{DVR}}} \right) \cdot \left(\frac{C_{\text{VNT}}}{C_{\text{INV}}} \right) + p \cdot \leftarrow$$



$$\underline{d_{I_1}} = \left(\frac{C_{\text{NAND}}}{C_{\text{IX}}} \right) \cdot +$$




$$\underline{d_{\text{NAND}}} = \left(\frac{C_{\text{INV64}}}{C_{\text{NAND}}} \right) \cdot \left(\frac{C_{\text{VNT}}}{C_{\text{INV}}} \right) +$$

$$\underline{d_{\text{NOR}}} = \left(\frac{C_{\text{INV64}}}{C_{\text{NOR}}} \right) \cdot \left(\frac{C_{\text{VNT-NOR}}}{C_{\text{INV}}} \right) + \dots$$

LOGICAL EFFORT = g = RATIO OF GATE CAP OF THE GATE (DUT) TO
GATE CAP OF A STATIC CMOS INVERTER WITH
SAME DRIVE STRENGTH.

NAND3:



$$g = \frac{5}{3}$$



$$\therefore g = \frac{4}{3}$$
