


23/09/2019


EE5311

Module-4 : Combinational Circuits




NOR3

$$\gamma = \frac{A+B+C}{A+B+C}$$



## DELAY OF LOGIC GATES




RISE DELAY =

FALL DELAY =


PROPAGATION DELAY = WORST CASE DELAY

CONTAMINATION DELAY = BEST ~ ~

RISE PROP DELAY:




RISE CONT DELAY:



FAUL DELAY (PROP):


BOTH X & Y NEED TO DISCHARGE TO GND



$$\text{delay} = 7RC$$


FAUL CONT DELAY:

INPUT A IS HIGH FOR LONG. DISCHARGED NODE X TO GND.





$$\Rightarrow \text{delay} = 6C (R/2 + R/2) \\ \text{delay} = 6RC$$

# NOR3 GATE: PROP DELAYS:




RISE:  $15RC$

FALL:  $9RC$




# N-INPUT NAND GATE (PROP DELAY)


$$Y = \overline{A_1 A_2 \dots A_N}$$



Rise :



Fall :




$$F_{ALL} \text{ DELAY} = 3N C(R) + N C \frac{(N-1)R}{N} + N C \frac{(N-2)R}{N} + \dots + N C \cdot \frac{R}{N}$$


$$= \frac{N(N+5)}{2} R C$$

$\Rightarrow$  DO NOT STACK MORE THAN 4 TRANSISTORS

UNIT GATE




UNIT NAND2 GATE




RISE

FALL

CONT




3RC




6RC

PARASITIC DELAY  
IS INDEPENDENT  
OF DRIVE STRENGTH

PROP



6RC





7RC



## PARASITIC DELAY APPROXIMATION

Count Time o/p diff cap and normalize to cap of a REF INV :



$$\frac{g_c}{3c} = 3.$$

For NAND2:  $\frac{6c}{3c} = 2$