


16/08/2019


EES311

MODULE - 4 - COMBINATIONAL CIRCUITS


SYNTHESIS




VERILOG



SPIKE NETLIST




NAND2 ()
NAND2 ()
:
NAND2 ()




ESTIMATING GATE DELAY

ESTIMATING PATH DELAY




GATE DELAY OPTIMIZATION



BUFFERING.

LOGICAL EFFORT

BASICS



A	B	C	Y_1	Y_2
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
...
1	1	1	1	0

$$Y_1 = \sum m(0, 3, 5)$$


$$Y_2 = \sum m(1, 2, 7)$$

} SUM OF PRODUCTS.


$$Y_1 = \underbrace{\bar{A}\bar{B}\bar{C}}_0 + \underbrace{\bar{A}BC}_3 + \underbrace{A\bar{B}C}_5$$

OR

ACTIVE HIGH SWITCHES




$$Y = AB \cdot X$$




$$Y = AX_1 + BX_2$$

ACTIVE LOW SWITCHES



$$Y = \overline{A} \overline{B} \cdot X$$



$$Y = \overline{A} X_1 + \overline{B} X_2$$