


19/09/2019

EE5311

MODULE-4 : COMBINATIONAL
CIRCUITS

IMPLEMENTING ANY BOOLEAN FUNCTION



A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1



Y = SUM OF PRODUCTS

$$= \sum m(0, 3, 7) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + ABC$$

:	:	:	:
1	1	1	0

$$Y = m_0 + m_3 + m_7 \quad (\text{SOP})$$

$$\begin{array}{c} \downarrow \\ \bar{A}\bar{B}\bar{C} + \bar{A}BC + ABC \\ \uparrow \quad \nwarrow \quad \nearrow \\ \text{OR (SUM)} \\ \text{PRODUCT (AND)} \end{array}$$



NPTEL

NMOS TRANSISTORS → PULL DOWN LOGIC

$$Y = ABC + \bar{A}\bar{B}\bar{C}$$

WHEN $A=1, B=1, C=1 \Rightarrow ABC=1 \Rightarrow Y=1$
 $\bar{A}=\bar{B}=\bar{C}=1 \Rightarrow \bar{A}\bar{B}\bar{C}=1 \Rightarrow Y=1$
 \Rightarrow (USE NMOS)


$$Y = f(A, B, C)$$

STEP 1: INVERT Y

$$\Rightarrow \bar{Y} = \bar{f}(A, B, C)$$

$$Y = \overline{AB+CD}$$

 $\Rightarrow \bar{Y} = AB+CD$





$A=1, B=1, Y=0$
 $C=1, D=1, Y=0$
 $A=B=C=D=1, Y=0$

SIMILAR CONDITIONS $Y=0$
 OTHER CONDITIONS \longrightarrow O/P IS "FLOATING" OR HiZ state (Z)

$$\bar{Y} = AB + CD$$


$$Y = \bar{\bar{Y}} = \overline{AB + CD} = \underbrace{(\bar{A} + \bar{B})}_{\downarrow \downarrow} \underbrace{(\bar{C} + \bar{D})}_{\downarrow \downarrow}$$

PUN - PULL UP N/W



$$Y = \overline{AB+CD}$$

$$Y = AB+CD$$





$$Y = \bar{A} \cdot \bar{B} + \bar{C} \bar{D}$$

NPTEL

$$Y = \overline{A+BC}$$

- ① INVERT $Y \Rightarrow \overline{Y} = A+BC$
- ② IMPLEMENT PDN


$$Y = \overline{A+B(C+D)}$$





$$Y_{PDN} = \overline{A+BC}$$

$$Y_{PUN} = \overline{A}(\overline{B} + \overline{C})$$


SIZING:



DELAY IS SYM
 $W_p = 2W_n$




WORST CASE PU/PD
 RESISTANCE



$$R = \frac{3V_{DD}}{4I_{DSTAT}}$$

$$R_x = \frac{3V_{DD}}{4 \cdot \alpha \cdot I_{DSTAT}} = \frac{R}{\alpha}$$

PDN RESISTANCE



$$\Rightarrow \frac{2R}{\alpha} = R$$