


23/09/2019

EE5311


MODULE-4 : COMBINATIONAL CIRCUITS




NPTEL

NOR₃

$$Y = \overline{A+B+C}$$




DELAY OF LOGIC GATES




RISE DELAY =
FALL DELAY =

PROPAGATION DELAY = WORST CASE DELAY
CONTAMINATION DELAY = BEST ~ -

RISE PROP DELAY :




RISE CONT DELAY :



FALL DELAY (PROP) :


BOTH X & Y NEED TO DISCHARGE TO GND



$$\text{delay} = \pi RC$$



FALL CONT DELAY :

INPUT A IS HIGH FOR LONG. DISCHARGED NODE X TO GND.




$$\Rightarrow \text{delay} = 6C(R/2 + R/2) \\ = 6RC$$

NOR3 GATE: PROP DELAYS:




N - INPUT NAND GATE (PROP DELAY)


$$Y = \overline{A_1 A_2 \dots A_N}$$




RISE :




FALL :



$$\begin{aligned}
 \text{FALL DELAY} &= 3NC(R) + NC\frac{(N-1)R}{N} + NC\frac{(N-2)R}{N} + \dots + NC \cdot \frac{R}{N} \\
 &= \frac{N(N+5)}{2} RC \\
 \Rightarrow \text{DO NOT} \quad &\propto N^2 \quad \text{STACK MORE THAN } 4 \text{ TRANSISTORS}
 \end{aligned}$$




UNIT NAND2 GATE




NPTEL

CONT





FALL




PARASITIC DELAY
IS INDEPENDENT
OF DRIVE STRENGTH

PROP



PARASITIC DELAY APPROXIMATION

COUNT TIME O/P DIFF CAP and NORMALIZE TO CAP OF A
REF INV :



$$\frac{9C}{3C} = 3.$$

FOR. NAND2 : $\frac{6C}{3C} = 2$