


07/10/2019

EE5311

MODULE - 4 - COMBINATIONAL CIRCUITS

GATE SIZING:



$$F = GH$$

$$\text{OPTIMAL } f_k = F^{1/N}$$



$$D_{\min} = \underline{\underline{N F^{1/N}}} + P \rightarrow \sum p_i$$



$$f_{\text{OPT}} = (10000)^{1/4} = 10$$

$$D_{\min} = \underline{\underline{46.}}$$

BUFFER INSERTION



$$\begin{aligned} G, H, P \\ F = G \cdot H \end{aligned}$$

$$\begin{aligned} \hat{G} &= \text{New Path Logical effort} = G \cdot \prod g_{inv} \\ &= G \\ \hat{H} &= \text{New path electrical } \sim = H \end{aligned}$$

$$\begin{aligned} \hat{D}_{min} &= N (\hat{G} \hat{H})^{1/N} + P + (N - n_g) p_{inv} \\ &= N (\bar{F})^{1/N} + P + (N - n_g) p_{inv} \end{aligned}$$

$$\begin{aligned} \hat{P} &= \text{New parasitic effort} = P + (N - n_g) p_{inv} \\ p_{inv} &= \text{Parasitic effort of inv } (=1) \\ \hat{F} &= \hat{G} \hat{H} = GH = F \end{aligned}$$

$$\frac{\partial \hat{D}_{\min}}{\partial N} = 0$$

$$\hat{D}_{\min} = N F^{1/N} + (N-n) p_{\text{inv}} + P$$

$$\frac{\partial \hat{D}_{\min}}{\partial N} = F^{1/N} (1) + N F^{1/N} \left(-\frac{1}{N^2} \right) \ln(F) + p_{\text{inv}}$$

$$\Rightarrow (F^{1/N}) (1 - \ln(F^{1/N})) + p_{\text{inv}}^o = 0$$

Let OPTIMAL STAGE EFFORT = $\rho = F^{1/N}$

$$\Rightarrow \rho (1 - \ln(\rho)) + p_{\text{inv}}^o = 0$$


$$\rho (1 - \ln(\rho)) + 1 = 0$$

When $\rho = 3.59$

$$P_{opt} = 3.59 \approx 4$$

$$P_{opt} = (F)^{1/N} \Rightarrow I = \frac{1}{N} \log P_{opt}(F)$$


$$\Rightarrow N = \frac{\log(F)}{\log(4)}$$



$$F = 10^4 = (20/9) \times 4500$$
$$N = \log_4(10^4) = 6.64$$

POST BUFFERING :

$$N_{opt} = 6/7 \rightarrow 6$$
$$D_{min} = 6 \times (10^4)^{1/6} + 6 + 2 \times 1$$
$$= 35.8$$



NPTEL