




26/09/2019

EE5311

MODULE - 4 : COMBINATIONAL CIRCUITS


PARASITIC DELAY



$$\frac{1}{4KC} \neq R/K$$


$$\frac{1}{4KC} \neq R/X.$$

$$\text{Delay } 7RC / 6RC$$





$$p = \frac{6CK}{3CK} = 2$$

DRAWING A: LOAD CAPACITANCE




$\frac{1}{C_L}$

→ NOT A FN OF "NAND2's" DRIVE STRENGTH




RISE PROP DELAY:



$$\text{Rise delay} = R \cdot (6C + C_L)$$

$$\text{Fall delay} = R(6C + C_L)$$



$$\frac{R}{K}$$

$$6KC$$

$$C_L$$

$$\text{Rise delay} = \frac{R}{K} (6KC + C_L)$$

$$= \cancel{6RC} + \frac{R \cdot C_L}{K}$$

$$\text{Fall delay} = \frac{R}{K} (6KC + C_L)$$

$$= \cancel{6RC} + \frac{R \cdot C_L}{K}$$

Parasitic
delay.

Load delay term

$$\frac{R \cdot C_L}{K}$$

UNIT
GATE



$$\frac{4C}{4C}$$

$$C_{\text{UNIT}}$$

UPSIIZED
GATE




$$\frac{4KC}{4KC}$$

$$C_{\text{DUT}}$$

$$K = \frac{C_{\text{DUT}}}{C_{\text{UNIT}}}$$

$$\frac{R \cdot C_L}{X} = R \cdot C_L \cdot \frac{(C_{UNIT})}{(C_{DUT})} = R \cdot \left(\frac{C_L}{C_{DUT}}\right) \cdot C_{UNIT}$$

$$\text{delay} = R \left(\frac{C_L}{C_{DUT}}\right) \cdot C_{UNIT} + nRC$$



Normalised delay : delay \div delay of a ref unit $\text{inv} = 3RC$

$$\hat{d} = \left(R \cdot \left(\frac{C_L}{C_{DUT}}\right) \cdot C_{UNIT} + nRC \right) / 3RC$$




$$= \underbrace{\left(\frac{C_L}{C_{DUT}}\right)}_{\text{Normalized Load}} \cdot \underbrace{\left(\frac{C_{UNIT}}{3C}\right)}_{\text{Normalized Delay}} + \underbrace{\left(\frac{n}{3}\right)}_{\text{Normalized Fanout}}$$

$$\left(\frac{C_L}{C_{DUT}}\right) \cdot \left(\frac{C_{UNIT}}{3C}\right)$$

ELECTRICAL
EFFORT


LOGICAL }
EFFORT

PURELY A FN
OF THE LOGIC
TOPOLOGY





$$\text{PATH delay} = d_{I_1} + d_{DUT} \quad (\text{d}_{\text{NAND}} \text{ OR } \text{d}_{\text{NOR}})$$

delay of I_1 should be same



$$d_{\text{delay}} = \left(\frac{C_L}{C_{\text{DUR}}} \right) \cdot \left(\frac{C_{\text{UNIT}}}{C_{\text{INV}}} \right) + p \cdot \leftarrow$$



$$\underline{dI_1} = \left(\frac{C_{\text{NAND}}}{C_{1x}} \right) \cdot +$$


$$\underline{dI_1} = \left(\frac{C_{\text{NOR}}}{C_{1x}} \right) \cdot$$

$$\underline{d_{\text{NAND}}} = \left(\frac{C_{\text{INV64}}}{C_{\text{NAND}}} \right) \cdot \left(\frac{C_{\text{UNIT}}}{C_{\text{INV}}} \right) +$$




$$\underline{d_{\text{NOR}}} = \left(\frac{C_{\text{INV64}}}{C_{\text{NOR}}} \right) \cdot \left(\frac{C_{\text{UNIT-NOR}}}{C_{\text{INV}}} \right) + \dots$$

LOGICAL EFFORT = g = RATIO OF GATE CAP OF THE GATE (DUT) TO GATE CAP OF A STATIC CMOS INVERTER WITH SAME DRIVE STRENGTH.


NAND3:



$$g = \frac{5}{3}$$





$$\therefore g = \frac{4}{3}$$



NPTEL

$$g = \frac{1}{3}$$





NPTEL