


19/08/2019

EE5311

MODULE - 1: THE TRANSISTOR

CAPACITANCE:



$$C_G (\text{Total Gate Cap}) = C_0 + 2C_{ox} \cdot \underline{L_{ov}} W$$

$$\downarrow$$
$$\frac{\epsilon_{ox} W L}{t_{ox}}$$


$$= C_0 + 2C_{ov} \cdot W$$

$$= \underset{\substack{\text{fF}/\mu\text{m}^2 \\ \uparrow}}{C_{ox} \cdot W L} + 2 \underset{\substack{\text{fF}/\mu\text{m} \\ \downarrow}}{C_{ov}} W$$

$$= (C_{ox} \cdot L + 2C_{ov}) W$$

if $W \uparrow \Rightarrow C_G \text{ also } \uparrow$


DIFFUSION CAP



$$\phi_0 = \frac{KT}{q} \ln \left(\frac{N_A N_D}{n_i^2} \right) \leftarrow$$

$$\text{Cap per unit area} = C_{j0} = \sqrt{\left(\frac{\epsilon_s q}{2} \right) \left(\frac{N_A N_D}{N_A + N_D} \right) \frac{1}{\phi_0}}$$

$$C_{pN} = C_{j0} \cdot WL$$



$C_j \rightarrow$ CAP per unit area.

BOTTOM PLATE CAP.

$$C_{BOT} = C_j W L_s.$$

SIDE WALL CAP

$$C_{SW} = C_{j\downarrow} x_j (W + 2L_s)$$

$$= C_{j\downarrow SW} (W + 2L_s)$$

$$C_{SB} = C_{DB} = C_{BOT} + C_{SW} = C_{j\downarrow} W L_s + C_{j\downarrow SW} (W + 2L_s)$$

$$C_{SB} = C_{DB} = \underbrace{C_j}_{f_i/\mu m^2} W L_s + \underbrace{C_{js}}_{f_F/\mu m} (W + 2L_s) = W \left(C_j L_s + C_{js} \left(1 + \frac{2L_s}{W} \right) \right).$$