



16/10/2019

EE5311


MODULE - 4 - COMBINATIONAL CIRCUITS



STATIC
CMOS






PSEUDO
NMOS
 $V_{OL} > 0$
 $U_p / W_n \propto V_{OL}$
RATIOED CKT
STATIC CURRENT



CVSL
REQUIRE A & \bar{A}
MORE AREA


DYNAMIC CIRCUITS.



NPTEL

PRE CHARGE EVALUATE

HIZ





INPUT CANNOT FALL IN
EVAL PHASE


$g_d \rightarrow$ NOT RELEVANT HERE

$$g_d = 2/3.$$

REF INV:




NAND2:



$$g_A = g_B = 1$$

$$p = 4/3$$


NOR2/3



$$g_A = g_B = g_C = 2/3$$


$$p = 7/3.$$

NPTEL




CANNOT
CASCADE
GATES

CASCADE DYNAMIC



MONOTONE NON DECREASING CONDITION

VIOOLATING



EVAL $\phi = 1$

PRECHARGE: $\phi = 0$

