


07/11/2019

EES311

Module-5 - SEQUENTIAL CIRCUITS




CLK
t_{PC}


D


Q.

t_{QA}.



$$t_{DQ} = t_{DC} + t_{QA}$$







Coms blocks \rightarrow t_{co} , t_{pd} .

SEQ ELEMENTS \rightarrow t_{ccq} , t_{pcq} , t_{serq} , t_{idle} .

System Delay Constraints






MAX DELAY CONSTRAINT

$$T_c \geq t_{pcq} + t_{pd} + t_{setup} + t_{skew}$$

$$\Rightarrow t_{pd} \leq T_c - (t_{pcq} + t_{setup} + t_{skew})$$

SEQUENCING
OVERHEAD



MIN DELAY CONSTRAINT

$$t_{thrd} \leq t_{ccq} + t_{cp} - 0$$

$$\Rightarrow t_{cp} \geq t_{thrd} - t_{ccq} - 2 \\ + t_{skew}$$