


01/11/2019

EE5311


Module - 5 - Sequential Circuits

LATCH \rightarrow Level Sensitive (twe) \rightarrow
Flop \rightarrow Edge Trig.



if $clk = 1$ $Q = D$;
else $Q_{n+1} = Q_n$;



twe LATCH



twe EdgeFlop



$$t_{pDQ-flop} = t_{pDQ-L2}$$

$$t_{setup-flop} = t_{setup-L1}$$

CIRCUIT IMPLEMENTATION

