


01/11/2019

EES311


MODULE - 5 - SEQUENTIAL CIRCUITS

LATCH  $\rightarrow$  LEVEL SENSITIVE (+ve)  
FLOP  $\rightarrow$  EDGE TRIG.

IF  $CLK = 1$   $Q = D$ ;  
else  $Q_{n+1} = Q_n$ ;





+ve LATCH



+ve EDGE FLOP



NPTEL



$$t_{pDQ-FLOP} = t_{pDQ-L2}$$

$$t_{SETUP-FLOP} = t_{SETUP-L1}$$

CIRCUIT IMPLEMENTATION



NPTEL