


06/11/2019

EES311

Module-5 - Sequential Circuits



BREAKING THE FEEDBACK

Path


- \* Transistor sizes don't matter
- \* Transistor sizes matter for functionality.

$$I_1 \gg I_3.$$

OVERPOWERING FEEDBACK

- Assumptions:
- \* CLOCK  $\rightarrow$  IDEAL EDGES (RISE/FALL TIME = 0)
  - \* CLK ( $\phi$ ) &  $\bar{CLK}$  ( $\bar{\phi}$ ) HAVE NO SKew

If CLK &  $\overline{\text{CLK}}$  HAVE OVERLAP / DELAY




&  
↳ I-I OVERLAP (NON-SAMPLING EDGE)

$t_{\text{ov-1-1}} < t_{I_1,f} + t_{I_2,f} + t_{I_3,f}$


$t_{\text{ov-0-0}} \rightarrow \text{NO PROBLEM}$

$\hookrightarrow t_{\text{hold}} > t_{\text{ov-0-0}}$


$\rightarrow \text{RACE Condition}$



( $I_1: +ve$   
 $I_2: -ve$ )  $\rightarrow$  ve edge flop





→ REPLACE WITH TRI-STATE INV




FLOP WITH ISOLATION  
Q.M

## Itanium 2 Latch



STATIC LATCH



DYNAMIC LATCH

$D \rightarrow 1$

$D \rightarrow 0$

$Q \rightarrow 1$

$Q \rightarrow 0$

OVER POWER

F|B.



$D \rightarrow 0$



$D \rightarrow 1$

$Q \rightarrow 1$


$Q \rightarrow 0$

F|B.





## Cmos Flop/Latch




$L_1$   
 $\neg r_e$   
 $L_2$   
true


$t_{hold} > t_{trr-1-1}$

$$t_{setup} = t_{tri-state-L1}$$


$$t_{cq} = t_{tri-state-L2}$$




\* CLOCK EDGES ARE NOT INSTANTANEOUS.



$$t_{pd} = t_{pd} + t_{cs}$$





$$t_{dc} = t_{dc} + t_{ca}$$