




05/06/2019

EG5311

MODULE 3 - THE INVERTER

NOISE MARGIN




STATIC


ROBUSTNESS OF CMOS INVERTERS

- \* RAIL - RAIL VOLTAGE SINCE (0 → GND → VDD)
- \* RATIOLESS LOGIC (IND OF  $\mu_p/\mu_n$ )
- \* O/P IMP IS VERY LOW ⇒ IMMUNE TO NOISE
- \* ZERO GATE CURRENT ⇒ INFINITE FANOUT
- \* STEADY STATE CURRENT ~ 0


### DELAY



o/p RISE



o/p FALL



### SWITCH MODEL

$T_{fall}$ : FALL DELAY :  $0.693 \cdot R_{eqn} \cdot C_L$   
 $T_{rise}$ : RISE " :  $0.693 \cdot R_{eqp} \cdot C_L$

$$R_{eqn} C_L = R_{eqp} \cdot C_L$$

$$\Rightarrow I_{smtn} = |I_{smp}|$$

$$R_{eqn} = \frac{3}{4} \frac{V_{DD}}{I_{smtn}}$$


$$R_{eqp} = \frac{3}{4} \frac{V_{DD}}{I_{smp}}$$

$$k_n' W_n = |k_p| W_p$$



$$\Rightarrow \mu_{n, \text{eff}} W_n = \mu_{p, \text{eff}} W_p$$

$$\Rightarrow \frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} \quad \text{FOR EQUAL RISE AND FALL DELAY.}$$

$$\boxed{W_p \approx 2 W_n}$$





# TRANSIENT RESPONSE



DELAY : INPUT SOJ. TO OUTPUT SOJ.




# Power




- \* DYNAMIC POWER
- \* SWITCHING POWER → SHORT CIRCUIT POWER
- \* LEAKAGE POWER → STEADY STATE

## DYNAMIC POWER / ENERGY



⇒



$$i_c(t) = C_L \cdot \frac{dV_o}{dt}$$

$$E_{VDD} = \int_0^{\infty} V_{supply}(t) \cdot i_c(t) dt$$

} SWITCHING

$$E_{\text{POD}} = \int_0^{V_{\text{DD}}} V_{\text{DD}} \cdot C_L \frac{dV_0}{dt} \cdot dt = C_L V_{\text{DD}}^2$$

$$E_C = \int_0^{\infty} V_0 \cdot i_C(t) dt = \int_0^{V_{\text{DD}}} V_0 \cdot C_L dV_0 = \frac{1}{2} C_L V_{\text{DD}}^2$$

FOR EVERY CHARGE:  $\frac{1}{2} C_L V_{\text{DD}}^2$  IS DIFF IN THE PMOS TRANSISTOR  
 FOR "DISCHARGE": " " " " " NMOS

