



~~4/11/2019~~

EES311

MODULE - 5 - SEQUENTIAL CIRCUITS

+ve Edge Trigger Flop





Problem:


LARGE CLOCK LOAD (4 Trans per CLK & C_{lk})

-ve LATCH

$$T_{\text{setup}} = T_{I_1} + T_{I_2} + T_{I_3}$$

$$T_{CQ} = T_{I_3} + T_{I_5}$$

$$T_{\text{hold}} = 0 \quad (-T_{I_1})$$



$$\left. \begin{array}{l} t_{\text{setup}} \\ \text{delay analysis} \end{array} \right\} \begin{array}{l} t_{\text{hold}} = \\ \text{tca.} = \end{array}$$

- 1) CLK is IDEAL
 \Rightarrow ZERO RISE & FALL

+ve LATCH

2) NO CLK SKEW

