



10/10/2019

EE5311

MODULE - 4 - COMBINATIONAL CIRCUITS






$$\tau_{pd} = 7RC$$
$$\tau_{cd} = 6RC$$

SIGNAL (INPUT) THAT ARRIVES LAST SHOULD BE CONNECTED TO THE TRANSISTOR CLOSEST TO THE OUTPUT



INPUT ORDERING.

ASYM GATE



$$g_A = (4 + 2) / 3 = 2 > (4/3)$$


$$g_B = \frac{(4/3) + 2}{3} = \frac{10}{9} < (4/3)$$

$R_1 + R_2 = R$ FIXED


$$g_B = \frac{C_{Nmos} + C_{Pmos}}{3C}$$

NPTEL

SKEWED GATE




LO-SKEW




$$g = \frac{C_N + C_P}{3C}$$

$g_{PD} =$ PULL DOWN LOGICAL EFFORT

$C_A = 2C$





$g_A = 2/3$



$C'_A = 3C$

REF STATIC CMOS INV

$g_{PU} = \text{PULL UP LOGICAL EFFORT}$




$$C_A' = \frac{3C}{2}$$

REF STATIC CMOS INV

$$\therefore g_{PU} = \frac{2}{(3/2)} = \frac{4}{3} > 1$$


NPTEL

HI SKEW INV




$$C_A = \frac{5}{2} C$$

HI SKEW NAND2




REF STATIC SYM INV

g_{PU}



$$C'_A = 3C \Rightarrow g_{PU} = 5/6 < 1$$

g_{PD}



$$C'_A = \frac{3}{2} C \Rightarrow g_{PD} = 5/3 > 1$$

NOR

