


26/09/2019


EE5311

MODULE - 4 : COMBINATIONAL CIRCUITS


PARASITIC DELAY




$$p = \frac{6CK}{3CK} = 2$$





Delay $7RC/6RC$



DRIVING A: LOAD CAPACITANCE




RISE PROP DELAY:



$$\text{Rise delay} = R \cdot (C_C + C_L)$$

$$\text{Fall delay} = R \cdot (C_C + C_L)$$





$$\text{Rise delay} = \frac{R}{k} (6kC + C_L)$$

$$= \underbrace{6RC}_{\text{Parasitic delay}} + \underbrace{\frac{R \cdot C_L}{k}}_{\text{Load delay term}}$$


$$\text{Fall delay} = \frac{R}{k} (6kC + C_L)$$

$$= \underbrace{6RC}_{\text{Parasitic delay}} + \underbrace{\frac{R \cdot C_L}{k}}_{\text{Load delay term}}$$


Parasitic delay.

Load delay term

$$\frac{R \cdot C_L}{k}$$




UPSIZED GATE



$$k = \frac{C_{DUT}}{C_{UNIT}}$$

$$\frac{R \cdot C_L}{K} = \frac{R \cdot C_L \cdot (C_{UNIT})}{(C_{DUT})} = R \cdot \left(\frac{C_L}{C_{DUT}} \right) \cdot C_{UNIT}$$



$$\text{delay} = R \left(\frac{C_L}{C_{DUT}} \right) \cdot C_{UNIT} + nRC$$




Normalised delay : delay \div delay of a Ref unit inv $\equiv 3RC$



$$\hat{d} = \left(R \cdot \left(\frac{C_L}{C_{DUT}} \right) \cdot C_{UNIT} + nRC \right) / 3RC$$

$$= \underbrace{\left(\frac{C_L}{C_{DUT}} \right) \cdot \left(\frac{C_{UNIT}}{3C} \right)} + \left(\frac{n}{3} \right)$$




PATH delay = $d_{I_1} + d_{DUT}$ (d_{NAND} OR d_{NOR})
 delay of I_1 should be same






$$(C_L \gg C_{PAR})$$

$$d_{out} = RC_L$$




$$\Rightarrow 5\alpha C = 4C$$


$$\therefore \alpha = \frac{4}{5}$$



$$d_{out} = \frac{5}{4} RC_L$$




$$\text{delay} = \left(\frac{C_L}{C_{DUT}} \right) \cdot \left(\frac{C_{UNIT}}{C_{INV}} \right) + p. \quad \leftarrow$$



$$\underline{dI_1} = \left(\frac{C_{NAND}}{C_{IX}} \right) \cdot +$$

$$\underline{d_{NAND}} = \left(\frac{C_{INV64}}{C_{NAND}} \right) \cdot \left(\frac{C_{UNIT}}{C_{INV}} \right) +$$




$$\underline{dI_1} = \left(\frac{C_{NOR}}{C_{IX}} \right) \cdot$$




$$\underline{d_{NOR}} = \left(\frac{C_{INV64}}{C_{NOR}} \right) \cdot \left(\frac{C_{UNIT-NOR}}{C_{INV}} \right) + \dots$$

LOGICAL EFFORT = g = RATIO OF GATE CAP OF THE GATE (DUT) TO GATE CAP OF A STATIC CMOS INVERTER WITH SAME DRIVE STRENGTH.


NAND3:




$$g = \frac{5}{3}$$




$$\therefore g = \frac{4}{3}$$



$$g = \frac{7}{3}$$



NPTEL



NPTEL