


~~01/11/2019~~


## EES311

### MODULE - 5 - SEQUENTIAL CIRCUITS


LATCH  $\rightarrow$  LEVEL SENSITIVE (+ve)  $\rightarrow$  IF  $CLK = 1$   $Q = D$ ;  
FLOP  $\rightarrow$  EDGE TRIG.  
 $else \quad Q_{n+1} = Q_n;$



+ve LATCH



+ve EDGE FLOP



$$t_{\text{PCQ-Flop}} = t_{\text{PCQ-L2}}$$

$$t_{\text{SETUP-Flop}} = t_{\text{SETUP-L1}}$$

## Circuit Implementation

