



2/10/2019

EE5311

MODULE - 4





COMBINATIONAL CIRCUITS



TRANSMISSION GATE CIRCUITS



$$Y = Y' \text{ (WIRE OR) } Y^2$$

NPTEL






A	EN	Y
0	0	2
0	1	1
1	0	2
1	1	0

TRI STATE INVERTER

# NPTEL



STATIC TIMING Analysis (STA)


ARRIVAL TIME: MIN TIME  
AFTER WHICH  
O/P OF THE  
GATE IS  
STABLE



$$a_o = \max (a_i + d_i)$$

$d_i$  = DELAY FROM  $i^{\text{th}}$  INPUT  
TO O/P.

# NPTEL




GIVEN: TIMING SPEC

$\Rightarrow$  MAX AT (arrival time)  
 at any  $PO \leq T_{SPEC}$

PATH SIZING  $\rightarrow$  NOT SCALABLE

# NPTEL



$\max(a_4, a_7) \leq T_{\text{SPEC}}$   
 $\Rightarrow O(N) \text{ const}$

# NPTEL

MINIMIZE:  $\sum x_k$

$$\max(a_4, a_7) \leq T_{SPEC}$$

$$\begin{aligned} &\hookrightarrow a_4 \leq T_{SPEC} \\ &a_7 \leq T_{SPEC} \end{aligned}$$

CONVEX PROBLEM  $\Rightarrow$  SOLUTION IS A GLOBAL MINIMUM

NPTEL