



10/10/2019

EE5311

MODULE - 4 - COMBINATIONAL CIRCUITS




$$\tau_{pd} = 7RC$$
$$\tau_{cd} = 6RC$$

SIGNAL (INPUT) THAT ARRIVES LAST SHOULD BE CONNECTED TO THE TRANSISTOR CLOSEST TO THE OUTPUT



INPUT ORDERING.



$$R_1 + R_2 = R$$


Fixed

$$g_B = \frac{C_{nmos} + C_{pmos}}{3C}$$


$$g_A = \frac{(4+2)/3}{3} = 2 > \frac{(4/3)}{3}$$

$$g_B = \frac{(4/3) + 2}{3} = \frac{10}{9} < \frac{(4/3)}{3}$$

SKewed GATE





LO-SKEW



$$\beta = \frac{C_N + C_P}{3C}$$


$\beta_{PD} =$ PULL DOWN LOGICAL EFFORT




REF STATIC CMOS INV

$$\beta_A = 2/3$$

$g_{PV} = \text{PULL UP LOGICAL EFFORT}$



$C_A = 2C$





$C_A' = \frac{3}{2}C$

REF STATIC CMOS INV


$\therefore g_{PV} = \frac{2}{(3/2)} = \frac{4}{3} > 1$

H1 SKEW INV



$$C_A = \frac{5}{2} C$$


H1 SKEW NAND2



REF STATIC SYM INV


NOR

β_{PV}




$$C_A' = 3C$$

$$\Rightarrow \beta_{PV} = 5/6 < 1$$



β_{PD}



$$C_A' = \frac{3}{2} C$$

$$\Rightarrow \beta_{PD} = 5/3 > 1$$