


~~11/10/2019~~

EE5311

Module - 4 : Combinational Circuits

Hi-skew Inv



$$g_{pu} = \frac{5c}{6c}$$

$$g_{pd} = \frac{5}{3}$$

SPECIAL FUNCTIONS

$$Y = \overline{AB}$$

$$\gamma_{PD} = \gamma_{PV}$$

$$Y_{PD} = \bar{f}(A_1, A_2, \dots, A_N)$$

$$Y_{PU} = \cos Y$$

IF PMOS STACK (PN) WAS A MIRROR IMAGE OF PDN


$$Y_{PU} = f(\bar{A}_1, \bar{A}_2, \dots, \bar{A}_N)$$

GIVER
 $Y_{PD} = \bar{f}(A_1, A_2, \dots, A_N)$

$$f(\bar{A}_1, \bar{A}_2, \dots, \bar{A}_N) = \bar{f}(A_1, A_2, \dots, A_N)$$

$$Y = \overline{AB + BC + CA}$$

$$Y = \overline{AB + BC + CA} = \overline{AB + C(A+B)}$$




$$Y = \sum m(0, 1, 2, 4)$$

~~$$\overline{Y} = \sum m(3, 5, 6, 7)$$~~

$$Y = A \oplus B \oplus C$$

PMOS CAN KILL YOUR LOGICAL EFFORT

RATIOP CIRCUITS (PSEUDO NMOS LOGIC)



$$V_{OL} > 0$$

$$\begin{array}{c} \text{A} \\ \downarrow \text{---} \\ \text{---} \end{array} = V_{DD}$$

$$\text{Y} = V_{OL}$$

	V_{GS}	V_{DS}	REGION
N MOS	V_{DD}	V_{OL}	LIN
PMOS	$-V_{DD}$	$V_{OL} - V_{DD}$	VEL SAT

$$I_{DSN} = k_n' \frac{W_n}{L} \cdot V_{OL} \left[\underbrace{(\sqrt{V_{DD}} - \sqrt{V_{TN}})}_{\sim (V_{DD} - V_{TN})} - \frac{V_{OL}}{2} \right] \sim (V_{DD} - V_{TN})$$

$$I_{DNP} = k_p' \frac{W_p}{L} \cdot V_{DSATP} \left[-(\sqrt{V_{DD}} - \sqrt{V_{TP}}) - \frac{\sqrt{V_{DSATP}}}{2} \right]$$

$$\therefore I_{DNP} = -I_{DSN}$$

$$\Rightarrow r k_p' \frac{W_p}{L} V_{DSATP} \left[(\sqrt{V_{DD}} + \sqrt{V_{TP}}) + \frac{\sqrt{V_{DSATP}}}{2} \right] = r k_n' \frac{W_n}{L} \cdot V_{OL} (\sqrt{V_{DD}} - \sqrt{V_{TN}})$$

$$\Rightarrow V_{OL} = \frac{k_p' \cdot W_p \cdot V_{DSATP} \left[(\sqrt{V_{DD}} + \sqrt{V_{TP}}) + \frac{\sqrt{V_{DSATP}}}{2} \right]}{k_n' \cdot W_n (\sqrt{V_{DD}} - \sqrt{V_{TN}})}$$

$$\Rightarrow V_{OL} = \frac{k_p' W_p}{k_n' W_n} \cdot V_{DSATP} \Rightarrow \left(\frac{W_p}{W_n} \right) = V_{OL} \cdot \frac{k_n'}{k_p' \cdot \sqrt{V_{DSATP}}}$$

$$x = \frac{u}{f}$$

