


06/11/2019


EE5311

MODULE - 5 - SEQUENTIAL CIRCUITS



BREAKING THE FEEDBACK
PATH

* Transistor sizes don't matter
for functionality.




OVER POWERING FEEDBACK

* Transistor sizes matter
 $I_1 \gg I_3$.


ASSUMPTIONS: CLOCK → * IDEAL EDGES (RISE/FALL TIME = 0)
* CLK(ϕ) & $\overline{CLK}(\bar{\phi})$ HAVE NO SKEW

IF CLK & $\overline{\text{CLK}}$ HAVE OVERLAP / DELAY






$$\rightarrow \text{tov-1-1} < t_{I_1} + t_{\text{HIT}} + t_{I_2} + t_{I_4}$$


$\text{tov-0-0} \rightarrow \text{NO PROBLEM}$
 $\hookrightarrow t_{\text{HIT}} > \text{tov-0-0}$




$(L1: +\text{ve}$
 $L2: -\text{ve}) \rightarrow \text{re edge } \text{R-LOP}$





→ REPLACE WITH TRI STATE INV






NPTEL




Itanium 2 Latch




NPTEL



NPTEL



C^eMOS FLOP/LATCH




$$t_{\text{HOLD}} > t_{\text{ov-1-1}}$$


$$t_{\text{SETUP}} = t_{\text{TRI-STATE-L1}}$$

$$t_{\text{CQ}} = t_{\text{TRI-STATE-L2}}$$

NPTEL






* CLOCK EDGES ARE NOT INSTANTANEOUS.



$$t_{DQ} = t_{dc} + t_{cq}.$$

NPTEL





NPTEL