





Current mirror






"p" MOS transistor
PMOS transistor




"n" MOS
 NMOS



$$V_{gs} > 0, V_{ds} > 0,$$

$$I_D > 0$$

$$V_{Th}$$



$$V_{sa}, V_{sd} > 0$$

$$I_D > 0$$

$$V_{Tp} > 0$$

$$I_D = 0$$

$$V_{sa} < V_{Tp}$$

$$V_{sa} > V_{Tp}$$



$$= \mu_p C_{ox} \frac{W}{L} \left((V_{sa} - V_{Tp}) \cdot V_{sd} - \frac{V_{sd}^2}{2} \right) \quad V_{sd} < V_{sa} - V_{Tp}$$


(Linear/triode region)

$$= \frac{\mu_p C_{ox}}{2} \frac{W}{L} (V_{sa} - V_{Tp})^2 \quad V_{sd} > V_{sa} - V_{Tp}$$

(Saturation region)

$$\mu_p C_x = 25 \mu\text{A}/\text{V}^2; \quad \frac{W}{L} = 1; \quad V_{tp} = 1\text{V}$$







$$I_D = \frac{\mu_p C_{ox}}{2} \cdot \frac{W}{L} (V_{SA} - V_{TP})^2 (1 + \lambda V_{SD})$$

saturation region

$$I_2 = f(V_1, V_2)$$

$$I_2 + i_2 = f(V_1 + v_1, V_2 + v_2)$$

$$i_2 = \left. \frac{\partial I_2}{\partial V_1} \right|_{op} \cdot v_1 + \left. \frac{\partial I_2}{\partial V_2} \right|_{op} \cdot v_2$$



$$i_D = \left. \frac{\partial i_D}{\partial V_{SG}} \right|_{op} \cdot v_{sg} + \left. \frac{\partial i_D}{\partial V_{SD}} \right|_{op} \cdot v_{sd} = g_m v_{sg} + g_{s0} v_{sd}$$

$$I_D = \frac{\mu_p C_{ox}}{2} \frac{W}{L} (V_{SA} - V_{TP})^2 (1 + \lambda V_{SD})$$

(saturation)

$$g_m = \frac{\partial I_D}{\partial V_{SA}} = \mu_p C_{ox} \frac{W}{L} (V_{SA} - V_{TP}) (1 + \lambda V_{SD})$$

$$\approx \mu_p C_{ox} \frac{W}{L} (V_{SA} - V_{TP})$$




$$I_D = \frac{\mu_p C_{ox}}{2} \frac{W}{L} (V_{SG} - V_{TP})^2 (1 + \lambda V_{SD})$$

(saturation)


$$g_{DS} = \frac{\partial I_D}{\partial V_{SD}} = \underbrace{\frac{\mu_p C_{ox}}{2} \cdot \frac{W}{L} (V_{SG} - V_{TP})^2}_{\approx I_D} \cdot \lambda$$

(o/p conductance)


$$\underline{\underline{\approx \lambda \cdot I_D}}$$





NMOS:
 $= \text{PMOS}$



Incremental small-signal models of pMOS & nMOS are the same






positive increment of Δ in V_{GS}
 negative " " Δ in V_{GS}

CS amplifier using a PMOS transistor.

$$g_m = 200 \mu S$$

$$V_{sa} = 3V$$


$$V_{SD} \geq 2V$$




$$\mu_p C_{ox} = 25 \mu A/V^2, \frac{W}{L} = 4$$

$$\mu_p C_{ox} \frac{W}{L} = 100 \mu A/V^2, V_{tp} = 1V$$



$$K_n = 100 \mu A/V^2$$






$$V_{sa} = V_{DD} \cdot \frac{R_2}{R_1 + R_2}$$

PMOS CS amplifier






Small signal picture: exactly the same
as nMOS CS amplifier

$$\frac{1}{\omega C_1} \ll R_S + R_1 \parallel R_2 ; \quad C_1 \gg \frac{1}{\omega (R_S + R_1 \parallel R_2)}$$

$$\frac{1}{\omega C_2} \ll R_D + R_L ; \quad C_2 \gg \frac{1}{\omega (R_D + R_L)}$$

$$\frac{1}{\omega C_2} \ll R_L ; \quad C_2 \gg \frac{1}{\omega R_L}$$




$$\frac{v_o}{v_i} = -g_m (R_D \parallel R_L) \cdot \frac{R_1 \parallel R_2}{R_s + R_1 \parallel R_2}$$


$$R_1 \parallel R_2 \gg R_s \quad \approx -g_m (R_D \parallel R_L)$$

Swing limits of a PMOS CS amplifier

Saturation: $V_{SD} \geq V_{SD} - V_{TP}$
not cutoff: $I_{D,tot} > 0$



op point	total
$V_{SG} = 3V$	$V_{SG,tot} = 3V - V_i$
$V_{SD} = 4V$	$V_{SD,tot} = 4V + 10V_i$
$I_D = 20\mu A$	$I_{D,tot} = 20\mu A - 20\mu A \cdot V_i$



$$g_m = 200 \mu S$$

$$R = R_L = 100 k\Omega$$

Saturation:

$$V_{S,ht} > V_{S,ht} - V_{TP}$$

$$4V + 10V_{i-} > 3V - V_{i-} - 1V$$

$$V_{S,Q} + g_m(R_D \parallel R_L) V_{i-} > V_{S,Q} - V_{i-} - V_{TP}$$

$$11V_{i-} \geq 3V - 1V - 4V = -2V$$

$$V_{i-} \geq \frac{-2}{11} V$$

$$V_{i-} \geq \frac{V_{S,Q} - V_{S,Q} - V_{TP}}{1 + g_m(R_D \parallel R_L)}$$

Cut-off: $I_{D,Q} \geq 0$

$$200\mu A - 200\mu S \cdot v_i \geq 0$$


$$v_i \leq 1V$$

$$I_{D,Q} - g_m \cdot v_i \geq 0$$

$$v_i \leq \frac{I_{D,Q}}{g_m}$$

Converting nMOS circuits to pMOS


CS amp. with source feedback bias




~~negative~~ supply

$$\mu_{n\text{ox}} \left(\frac{W}{L} \right)_n = \mu_{p\text{ox}} \left(\frac{W}{L} \right)_p$$

$$= V_{Tn} = V_{Tp}$$



Re-calculate $\left[\begin{matrix} R_1, R_2, R_D \\ I_0, V_{DD} \end{matrix} \right]$



Converting nMOS circuits to pMOS

- * Reverse the polarity of sources used to establish the op. point
- * Substitute pMOS for nMOS
- * To have a +ve supply change the ground (reference)
- * Draw the circuit upside down

Input source & load are connected to the com. reference node

May have to re-calculate component values

Small signal behavior: same as nMOS

Large signal behaviour: swing limits: opposite




$$\mu_n C_{ox} \left(\frac{W}{L} \right)_n = \mu_p C_{ox} \left(\frac{W}{L} \right)_p \quad ; \quad V_{tn} = V_{tp}$$


/ small signal parameters: same

$$-2V \leq V_i \leq 0.5V$$

$$-0.5V \leq V_i \leq 2V$$


Biassing a pmos transistor at a given current.





$$V_{SD} > V_{SG} - V_{TP}$$

saturation if $V_{TP} > 0$



sense @ source
fb to source

(source feedback
bias)

$$I_D < I_{D0} \Rightarrow V_S \uparrow$$

↪ V_{GS} must be \uparrow


sense @ drain

f_b to source

$$f(b) > f_0,$$

V_S must reduce r that


γ_{5a} reducer




$$V_{TP} + \sqrt{\frac{2I_D}{\mu_n C_{ox} W_L}}$$

$$V_{GS} + V_{TP} + \sqrt{\frac{2I_D}{\mu_n C_{ox} W/L}}$$

gate overdrive voltage
 $(V_{GS} - V_{TN})$ $(V_{GS} - V_{TP})$




-ve incr. gain



If $I_D < I_0$, $V_S \uparrow$

@ V_{S0}



$$V_{S0} = \left(V_{TP} + \sqrt{\frac{2I_D}{\mu_n C_{ox} W/L}} \right)$$


V_{S0} must increase


V_G must decrease

pMOS current mirror


$$V_{sa} = V_{TP} + \sqrt{\frac{2 \cdot I_0}{\mu_p C_{ox} \frac{W}{L}}} K_n$$

same length L for all transistors







Bias current generation on an integrated circuit




Drain feedback bias.



sense @ source, fb. to the gate



Sense @ drain, fb to source



Feedback around M_1 , provided by M_2
from drain to CS amp. source

Feedback around M_2 , provided by M_1
from drain to gate CG amplifier