

reviewer1@nptel.iitm.ac.in ▼

Courses » VLSI Design Verification and test

Announcements

Course Ask a Question


**Progress** 

Mentor

## **Unit 12 - Introduction to Digital Testing**


## Course outline Week 9 Assignment The due date for submitting this assignment has passed. Due on 2016-09-26, 23:58 IST. How to access the portal? Submitted assignment Introduction and Overview of VLSI Design 1) Murphy's Law states that 1 point Scheduling in High-**Level Synthesis** If anything can go wrong, it will If nothing goes wrong, it will **Resource Sharing** If anything can go wrong, it will not and Binding in HLS If nothing goes wrong, it will not Logic Synthesis No, the answer is incorrect. Score: 0 **Physical Design Accepted Answers:** Introduction to If anything can go wrong, it will Verification **Techniques** 2) The "DFT" stands for 1 point Design for technique Syntax and semantics of CTL, Design for testability Equivalences Data flow-based testing between CTL None of the above formulas and Introduction to Model No, the answer is incorrect. Checking Score: 0 **CTL Model checking Accepted Answers:** Algorithms and Design for testability Introduction to Binary **Decision Diagrams** 1 point 3) The circuit below illustrates a process of\_ circuit testing Output response **Binary Decision** Test pattens Diagram and Applied from tester Symbolic model checking 10001 101 Inputs Introduction to Digital Manufactured 10010 111 Testing 00000 circuit under 110 11111 test Introduction to Digital **VLSI** Testing Functional and Structural Testing 101 111 Fault Equivalence Comparator 110 Ouiz: Week 9 Assignment Golden response **Fault Simulation and** Status **Testability Measures Combinational Circuit** Digital **Test Pattern** Analog Generation Both Analog and Digital **Sequential Circuit** None of the above **Testing and Scan** Chains No, the answer is incorrect. Score: 0 **Built In Self Test Accepted Answers:**

(BIST)



Accepted Answers: Defect, Error	
8) Abstraction of aat the fault modeling level is called	1 point
Fault, Error Defect, Fault Error, Defect Fault, Defect	
No, the answer is incorrect.	
Score: 0 Accepted Answers: Defect, Fault	
9) The input wire I1 in the figure below is left unconnected with the gate due incomplete doping of metal. This	1 point
open	
11 12 13 14 15 OG1	
unconnected net I1 is a	
Defect Error Fault None of the above	
No, the answer is incorrect.	
Score: 0 Accepted Answers:	
Defect	
10)A short between a group of nets is called afault.	1 point
<ul><li>Bridging</li><li>Stuck-at-1</li><li>Stuck-at-0</li><li>Delay</li></ul>	
No, the answer is incorrect. Score: 0	
Accepted Answers: Bridging	
11)A circuit with n nets can havepossible stuck-at faults under single stuck-at fault model.	1 point
2n n² infinite 2 x n  No, the answer is incorrect. Score: 0	
Accepted Answers:	
2 x n  12) Now many attract at faults are possible in the AND gate about in the figure below 2	4 maint
12)How many stuck-at faults are possible in the AND-gate shown in the figure below?	1 point
p2_\\OGI	
12 p3 p6	
14 p4	
15 p5	
© 6	

			9	•	
0 12					
11 10					
No, the answer is incorrect.					
Score: 0					
Accepted Answers:					
13)The equivalent faults have	the sam	e set of test patter	ns.		1 poin
<ul><li>Exactly</li><li>Not Exactly</li><li>Sometimes</li><li>None of the above</li></ul>					
No, the answer is incorrect. Score: 0					
Accepted Answers: Exactly					
14)What is the minimum numbe below	r of test patterns to	test all the stuck-a	t-0 faults in the AND	-gate shown in the figure	1 poin
I1=1 S-a-0 I2=1 I2=1		if fault if no fault			
s-a-0					
0 1 0 2 0 3					
O 4					
No, the answer is incorrect. Score: 0					
Accepted Answers:					
15)Which options shown in the f equivalence.	figure below, repres	ents correct fault c	collapsing on an AND	gate by fault	2 points
s-a-0	0 if fault	11=1	s-a-()	0 if fault I if no fault	
12=1 O	1 if no fault	12=1	-L/ °		
A			В		
I1=1 S-a-0 S-a-0 O	0 if fault 1 if no fault	I1=1 - I2=1 _	0	-	
С			D		
О A					
ОВ					
○ C ○ D					
No, the answer is incorrect.					
Score: 0 Accepted Answers:					
B 16)Which option shown in the fig	aure below represe	nts correct fault co	llapsing on an XOR o	nate by fault equivalence	. 1 poin
-, spilo s.iom in the lit	J. 12 22.000 10p10001	The second of	- F 011 WORK	, ay oquiruioi100.	. Poili



O Both (a) and (b) None of the above No, the answer is incorrect. Score: 0 **Accepted Answers:** Fault Dominance 3 points 19)Consider the circuit shown below. s-a-1 s-a-0 s-a-1 s-a-0 G3s-a-0 s-a-1 s-a-1 s-a-0 G2s-a-0 s-a-1 After fault collapsing is applied using "Equivalence", which of the following option illustrates the correct list of remaining faults. G1 G3 В Collapsing cannot be applied in the circui G3 s-a-0 D C A ○ B 0 C O D No, the answer is incorrect. Score: 0 **Accepted Answers:** С 20)Consider the circuit shown below. 3 points s-a-1 s-a-0 s-a-0 s-a-1 G1G3 s-a-1 s-a-0 s-a-1 s-a-0 G2 s-a-0

After fault collapsing is applied using "equivalence" and "dominance", which of the following option illustrates the correct list of

s-a-1

