

reviewer1@nptel.iitm.ac.in V

Mentor

### Courses » VLSI Design Verification and test

Announcements Course Ask a Question Progress
Unit 14 Combinational Circuit Test Pattern Generation

#### Course Week 11 Assignment outline The due date for submitting this assignment has passed. Due on 2016-10-06, 23:58 IST. How to access Submitted assignment the portal ? Introduction and **Overview of VLSI** 1) Which of the following statement is generally valid for a circuit? 1 point Design All faults are "easy to test" Scheduling in All faults are "difficult to test" **High-Level Synthesis** Few faults are "easy to test" and most others are "difficult to test" Most faults are "easy to test" and few are "difficult to test" Resource Sharing and No, the answer is incorrect. **Binding in HLS** Score: 0 **Accepted Answers:** Logic Synthesis Most faults are "easy to test" and few are "difficult to test" **Physical Design** 2) The test patterns for "easy to test faults" are derived by \_\_\_\_\_ 1 point Fault simulation algorithms Introduction to Verification Sensitization–propagation -justification approach **Techniques** Boolean Difference approach All the above Syntax and semantics of No, the answer is incorrect. CTL. Score: 0 Equivalences between CTL **Accepted Answers:** formulas and Fault simulation algorithms Introduction to **Model Checking** 3) The test patterns for "difficult to test faults" are derived by \_\_\_\_ 1 point **CTL Model** Fault simulation algorithms checking Sensitization-propagation -justification approach Algorithms and Both (a) and (b) Introduction to **Binary Decision** Other than the above Diagrams No, the answer is incorrect. **Binary Decision** Score: 0 **Diagram and Accepted Answers:** Symbolic model Sensitization-propagation -justification approach checking 4) Let us consider a 2-input AND gates shown below where the inputs are marked using 1 point Introduction to notations from Roth's 5-valued algebra. What is the output notation at the ? marked net i.e., output of gate

Fault Simulation and Testability

**Digital Testing** 

G1?

#### 24/07/2018

# Measures



- Introduction to Automatic Test Pattern
   Generation
   (ATPG) and
   ATPG Algebras
- OD-Algorithm I
- O D-Algorithm II
- Quiz : Week 11 Assignment

Sequential Circuit Testing and Scan Chains

Built In Self Test (BIST)

#### VLSI Design Verification and test - - Unit 14 - Combinational Circuit Test Pattern Generation



## No, the answer is incorrect. Score: 0

# Accepted Answers:

D

5) Consider the figure referred in Q4. What is the output notation at the ? marked net i.e., output **1** point of gate G2?

o, the answer is incorrect.				
$\bigcirc$	Х			
$\bigcirc$	D			
$\bigcirc$	D'			
$\bigcirc$	0			

# Score: 0 Accepted Answers:

D'

Ν

6) Consider the figure referred in Q4. What is the output notation at the ? marked net i.e., output **1** point of gate G3?

0				
0 1				
D				
○ x				
No, the answer is incorrect.				
Score: 0				
Accepted Answers:				
X				

7) If one wants to take the path "e-f-g-h" shown below for propagating the fault effect to the **1** point output *h*. The signals labeled as 1, 2, 3 in the nets of the path are assigned in terms of Roth's 5 valued algebra. The signal value of the net labeled with 1 is \_\_\_\_\_.



#### VLSI Design Verification and test - - Unit 14 - Combinational Circuit Test Pattern Generation

$\bigcirc$	A=0,	B=X,	C=0
$\bigcirc$	A=X,	B=0,	C=0

A=1, B=1, C=1

All of the above

No, the answer is incorrect.

# Score: 0

Accepted Answers: All of the above

12) The D-frontier comprises gates whose output value is X and at least one of its input is \_\_\_\_\_. 1 point

- Only D
- Only D'
- Both (a) and (b)
- None

# No, the answer is incorrect. Score: 0

Accepted Answers: Both (a) and (b)

13)Any gate in D-frontier can be used for fault \_\_\_\_\_.

1 point

- Sensitization
- Propagation
- Justification
- All of the above

# No, the answer is incorrect. Score: 0

# Accepted Answers:

Propagation

14) Let us consider a circuit shown below. The only way to sensitize the s-a-0 fault on the net "b" is **1 point** to make it to 1. The nets "e" and "i" are assigned as \_\_\_\_\_\_.



VLSI Design Verification and test Unit 14 - Combinational Circuit Test Pattern Generation	
None	
No, the answer is incorrect. Score: 0	
Accepted Answers: Both G1 and G2	
16)The J-frontier comprises gates whose	1 point
<ul> <li>Output value is known but its inputs are not yet computed.</li> <li>Output value is not known and its inputs are not yet computed.</li> <li>Output value is known as well as its inputs are known.</li> <li>Neither output value is known nor are its inputs known.</li> </ul>	
No, the answer is incorrect. Score: 0	
Accepted Answers: Output value is known but its inputs are not yet computed.	
17)Any gate in J-frontier can be used for fault	1 point
<ul> <li>Sensitization</li> <li>Propagation</li> <li>Justification</li> <li>All of the above</li> </ul>	
No, the answer is incorrect.	

Accepted Answers:

Justification

18)Consider the circuit referred in Q14. Assume that it was decided that fault effect D be **1** point propagated via the net "j". So, j=D by forward implication. Which gate is the J-frontier?

$\bigcirc$	G1
$\bigcirc$	G2
$\bigcirc$	Both G1 & G2
$\bigcirc$	None

No, the answer is incorrect. Score: 0

Accepted Answers: G1

19For the J-frontier found in Q18 and propagating the fault effect D to the net "g", the net "f" must **1 point** be set to \_\_\_\_\_.

0
1
X
D

No, the answer is incorrect. Score: 0

Accepted Answers: 0

20) Let us consider a simple digital circuit with a s-a-0 fault at the output of gate-1 shown below. To **1** point sensitize the s-a-0 fault, 1 has to be applied in the corresponding net, thereby making signal of the net as D. Now J- frontier and D-frontier needs to be computed. Gate 1 is \_\_\_\_\_ frontier.



**Previous Page** 

End

## VLSI Design Verification and test - - Unit 14 - Combinational Circuit Test Pattern Generation

In association with

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -

A project of





## Funded by

Government of India Ministry of Human Resource Development

G+

