

## NPTEI

reviewer1@nptel.iitm.ac.in ▼

### Courses » VLSI Design Verification and test

Announcements Course Ask a Question Progress Mentor

# Unit 2 - Introduction and Overview of VLSI Design

#### Course WEEK 1 ASSIGNMENT outline The due date for submitting this assignment has passed. Due on 2016-07-31, 05:29 IST. How to access Submitted assignment the portal? 1) Determine the correct order of the design steps starting from initial concept to chip. 1 point Introduction and Overview of VLSI Specification, Implementation, Prototyping, Manufacturing Design Specification, Prototyping, Implementation, Manufacturing Introduction Prototyping, Specification, Implementation, Manufacturing (Part-1) Manufacturing, Prototyping, Specification, Implementation Introduction (Part-2) No, the answer is incorrect. Score: 0 Overview of VLSI Design **Accepted Answers:** Flow Specification, Implementation, Prototyping, Manufacturing High Level 2) RTL (Register Transfer Logic) design is obtained as an output of 1 point Synthesis Overview (Part-Architectural Synthesis 1) Logic Synthesis High Level Geometrical Synthesis Synthesis Overview (Part-High-Level Synthesis No, the answer is incorrect. Quiz: WEEK 1 Score: 0 **ASSIGNMENT Accepted Answers:** Architectural Synthesis Scheduling in High-Level High-Level Synthesis **Synthesis** view describes the function of the circuit regardless of its implementation 1 point Resource Physical Sharing and **Binding in HLS** Structural Behavioral **Logic Synthesis** Logic **Physical Design** No, the answer is incorrect. Score: 0 Introduction to **Accepted Answers:** Verification Behavioral **Techniques** 4) The sequence of steps involved in architectural synthesis: 1 point Syntax and semantics of Scheduling, Allocation, Identifying hardware resources, Binding, Controller generation CTL Identifying hardware resources, Scheduling, Allocation, Binding, Controller generation **Equivalences** between CTL

### 24/07/2018

formulas and Introduction to Model Checking

CTL Model checking Algorithms and Introduction to Binary Decision Diagrams

Binary Decision Diagram and Symbolic model checking

Introduction to Digital Testing

Fault Simulation and Testability Measures

Combinational Circuit Test Pattern Generation

Sequential Circuit Testing and Scan Chains

Built In Self Test (BIST)

VLSI Design Verification and test - - Unit 2 - Introduction and Overview of VLSI Design

- Identifying hardware resources, Allocation, Binding, Scheduling, Controller generation
- Identifying hardware resources, Allocation, Scheduling, Binding, Controller generation

No, the answer is incorrect.

Score: 0

**Accepted Answers:** 

Identifying hardware resources, Scheduling, Allocation, Binding, Controller generation

5) Registers are connected to functional units via \_\_\_\_\_ and functional units are connected **1 point** to registers via \_\_\_\_\_

- MUXs, DMUXs
- DMUXs, MUXs

No, the answer is incorrect.

Score: 0

**Accepted Answers:** 

MUXs, DMUXs

6) Micro-architectural optimization happens in the \_\_\_\_\_ phase

1 point

- Architectural Synthesis
- Logic Synthesis
- Geometrical Synthesis
- High-level Synthesis

No, the answer is incorrect.

Score: 0

**Accepted Answers:** 

Logic Synthesis

**Previous Page** 

Enc

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -

G+

A project of



In association with



Funded by

Government of India Ministry of Human Resource Development

Powered by

