Announcements

## **NPTEL** » Digital Circuits

Unit 14 - Week 12

Course outline How to access the portal Week 0 Assignment 0 Week 1 Week 2: Unit 2 Week 3: Unit 3 Week 4: Unit 4 Week 5: Unit 5 Week 6: Unit 6 Week 7: Unit 7 Week 8: Unit 8 Week 9: Unit 9 Week 10: Unit 10 Week 11: Unit 11 Week 12 Lecture 56: 8085 Microprocessor (Contd.) Lecture 57: 8085 Microprocessor (Contd.) Lecture 58: 8085 Microprocessor (Contd.) Lecture 59 : 8085 Microprocessor (Contd.) Lecture 60 : 8085 Microprocessor (Contd.) Lecture 61: 8085 Microprocessor (Contd.) Lecture 62: 8085 Microprocessor (Contd.) Lecture 63: 8086 Microprocessor Lecture 64: 8086 Microprocessor (Contd.) Lecture 65 : 8086 Microprocessor (Contd.) Lecture Material Feedback for Week 12 O Quiz : Assignment 12 **Download Videos Detail Solution Text Transcripts** 

## **Assignment 12** Enable (IE) flip flop is a. INTR b. RST 7.5 c. TRAP d. RST 5.5 ( a. ○ b. O c. ○ d. No, the answer is incorrect. Score: 0 Accepted Answers: C. c. An interrupt can either be a vectored or a non-vectored one. d. An interrupt is serviced only after the microprocessor completes the execution of its current program. ○ a. ○ b. C. $\bigcirc$ d. No, the answer is incorrect. Score: 0 Accepted Answers: Which of the following statements regarding CALL and RET instructions is FALSE? a. An 8085 program may contain multiple RET instructions b. In an 8085 program, the first CALL instruction may appear before the first RET instruction c. In an 8085 program, the first RET instruction may appear before the first CALL

○ a.

○ b.

○ c.

○ d.

Score: 0

○ a.

○ b.

○ c.

d.

Score: 0

○ a.

○ b.

○ c.

d.

○ a.

○ b.

○ c.

 $\bigcirc$  d.

○ a.

○ b.

○ c.  $\bigcirc$  d.

Score: 0

○ a.

○ b.

O c.

d.

Score: 0

○ a.

○ b.

O c.

d.

Score: 0

○ a.

○ b.

Ос.

○ d.

Score: 0

○ a.

○ b.

O c.

 $\bigcirc$  d.

Score: 0

○ a.

○ b.

Ос.

○ d.

Score: 0

○ a.

○ b.

○ c.

○ d.

Score: 0

○ a.

○ b.

○ c.

○ d.

Score: 0

○ a.

○ b.

Ос.

○ d.

Score: 0

No, the answer is incorrect.

Accepted Answers:

No, the answer is incorrect.

a. b.

c.

No, the answer is incorrect.

a. Both CY and AC are set

d. Both CY and AC reset

b. CY Set AC reset

c. CY reset AC set

Accepted Answers:

Accepted Answers:

No, the answer is incorrect.

a. MOV

b. XCHG

c. SBB

No, the answer is incorrect.

Accepted Answers:

d. PUSH

a. POP PSW

b. POP B

c. POP C

d. POP D

Which of the following is NOT a valid 8085 instruction?

With respect to 8085, match Column X with Column Y.

Column X

1. RST 5.5

3. RST 7.5

4. RST 4.5

X1-Y3, X2-Y1, X3-Y4, X4-Y2

X1-Y4, X2-Y2, X3-Y1, X4-Y3

X1-Y2, X2-Y4, X3-Y1, X4-Y3

X1-Y3, X2-Y4, X3-Y2, X4-Y1

2. RST 6

Column Y

4. Software

In 8085, the numbers 45H and 7EH are added. The resulting flag settings will be as follows.

1. Edge-triggered

2. Level-triggered

3. Edge and level triggered

Accepted Answers:

No, the answer is incorrect.

a. 10

b. 12

c. 16

d. 20

No, the answer is incorrect.

Accepted Answers:

signals?

a. AD<sub>15</sub> – AD<sub>0</sub>

b. AD<sub>19</sub> - AD<sub>0</sub>

c. AD<sub>19</sub> – AD<sub>1</sub>

d. AD<sub>19</sub> – AD<sub>4</sub>

Accepted Answers:

c.

No, the answer is incorrect.

Accepted Answers:

No, the answer is incorrect.

a. HOLD

b. HLDA

c. INTR

d. INTA

No, the answer is incorrect.

No, the answer is incorrect.

Accepted Answers:

Accepted Answers:

Accepted Answers:

b.

No, the answer is incorrect.

Column X

2. RST 5.5

1. INTR

3. TRAP

4. RST 1

a. X1-Y2, X2-Y1, X3-Y4, X4-Y3

b. X1-Y4, X2-Y2, X3-Y1, X4-Y3

c. X1-Y3, X2-Y2, X3-Y4, X4-Y1

d. X1-Y1, X2-Y4, X3-Y2, X4-Y3

Which of these is not an error checking method?

c. Cyclic redundancy check

a. Parity Check

d. Huffman code

statement is TRUE in this case?

The READY pin of 8085 is used

a. RST 5.5 is enabled and is pending.

b. RST 6.5 is enabled and is pending.

c. RST 7.5 is enabled and is pending.

a. By the microprocessor to tell the device when it is ready

b. By the devices to tell the microprocessor when it is ready

Which of the following pins in an 8086 microprocessor are multiplexed with data and address

12) Which of the following is NOT a data transfer instruction in an 8086 microprocessor?

d. None of the given options.

c. For input/output operations

d. All of the other three options

In 8086, the address bus is \_\_\_\_\_

b. Checksum

Accepted Answers:

C.

No, the answer is incorrect.

Accepted Answers:

The due date for submitting this assignment has passed. As per our records you have not submitted this assignment. The interrupt in an 8085 microprocessor that is not affected by the value of the Interrupt Which of the following statements regarding 8085 interrupts is FALSE? a. An interrupt is a process that starts from an I/O device and is asynchronous. b. An interrupt can either be a maskable or a non-maskable one.

d. An 8085 program may contain multiple CALL instructions

b. Size of the register associated with the stack is 8 bits.

d. Information is retrieved on the stack by popping it off.

With respect to an 8085 microprocessor, match column X with column Y.

Column Y

Maskable

3. Software

Through which pin external DMA controller sends a control signal to an 8085 microprocessor?

After the execution of instruction RIM, the accumulator contained 49H. Which of the following

Non-maskable

4. Non-vectored

c. Information is saved on the stack by pushing on it.

a. Stack is a last-in-first-out structure.

Which of the following statements about the stack in an 8085 microprocessor is FALSE?

About the Course

Mentor

Due on 2019-10-23, 23:59 IST. 1 point

Ask a Question Progress