Х		
	reviewer1@npte	el.iitm.ac.in 🔻
Courses » Optimization Tec	chniques for Digital VLSI Design Announcements Course Ask a Question Progress M	entor
Unit 7 - VLSI T	esting [Part-1]	
Course outline	Assignment for Week 5	
How to access the portal	The due date for submitting this assignment has passed.Due on 2018-03-14, 23:59Submitted assignment	
Introduction and High- level Synthesis [Part- 1]	Assignments on introduction to VLSI testing 1) How many single stuck at-0 faults are possible in the given circuit?	1 point
Introduction and High- level Synthesis [Part- 2]		
RTL Optimizations [Part-1]		
RTL Optimizations [Part-2]		
Logic Synthesis and Physical Synthesis		
VLSI Testing [Part-1]		
<ul> <li>Introduction to Digital</li> <li>VLSI Testing</li> </ul>		
Automatic Test Pattern Generation (ATPG) of Sequential Circuits	<ul> <li>4</li> <li>2</li> <li>7</li> <li>6</li> </ul>	
Optimization Techniques for ATPG [Part I]	No, the answer is incorrect. Score: 0	
Quiz : Assignment for Week 5	Accepted Answers: 7	
<ul> <li>Solution of Assignment 5</li> </ul>	<ul> <li>2) Which one is false about functional testing?</li> <li>O Not feasible for large scale systems.</li> </ul>	1 point
VLSI Testing [Part-2]	Not feasible, as it demands very long duration of test time for a complex circuit.	
Verification [Part-1]	<ul> <li>Not feasible as the number required test patterns is very high for real life circuits.</li> <li>Not feasible due to low accuracy/coverage of faults.</li> </ul>	
Verification [Part-2]	No, the answer is incorrect.	
	Accepted Answers:	
	<ul><li>3) The procedure to generate a test input for a given a fault is called</li></ul>	1 point
	Test Procedure Generation	
	Test Pattern Generation	
	<ul> <li>Test Parameter Generation</li> <li>None</li> </ul>	
	No, the answer is incorrect. Score: 0	
	Accepted Answers:	
	<ul><li>4) To detect S-A-0 at E in the figure, using path sensitization based automatic test pattern generation (ATPG), fault activation can be done as,</li></ul>	1 point



5) Let one want to take the path "e-f-g-h" (shown below) for propagating the fault effect to the output h. The signal value **1** point of the net labeled with 1 (i.e., f) is \_\_\_\_\_.



## Optimization Techniques for Digital VLSI Design - - Unit 7 - VLSI Testing [Part-1]

a=1 and b=X followed by a clock edge and then a=X, b=0

 $\hfill \square$  a=X, b=0 followed by a clock edge and then a=1 and b=X

## No, the answer is incorrect.

```
Score: 0
```

Accepted Answers:

a=X, b=0 followed by a clock edge and then a=1 and b=X

7) Consider a block diagram of a sequential circuit shown above. Which of the following is true?

1 point



End

