

MPTEIR

reviewer1@nptel.iitm.ac.in ▼

Courses » Computer Organization and Architecture

Announcements Course Forum Progress Mentor

Unit 7 - Week 6

Course outline	Week 6 Assignment	
How to access the portal		
Week 1	Week 6 Assignment	
Week 2	1) Pipelining is a technique for	1 point
Week 3	Component-Level Parallelism Instruction-Level Parallelism	
Week 4	Ocre-level Parallelism	
Week 5	Network-level Parallelism	
Week 6		
Lecture 17 Part	Accepted Answers: Instruction-Level Parallelism	
1 - Introduction to Pipelining	Latency of the pipeline is the time taken for	1 point
Lecture 17 Part2 - Pipelining	All the instructions to be completed	
Lecture 18 -	All the instruction fetches to be completed	
Data Hazards	 All the instruction execute stages to be completed The first instruction to be completed 	
Lecture 19 - Lab 2: Instruction Scheduling - Static and Dynamic	Accepted Answers: The first instruction to be completed	
Lecture 20 (Part1) - Dynamic	3) The number of registers to be inserted between two nodes in a DAG representation is decided by	1 point
Instruction Scheduling	size of the registers	
Lecture 20 (Part	ordering in the topological sorting	
2) - Dynamic	number of nodes in DAG	
Instruction Scheduling (Contd)	number of edges in DAG	
Quiz : Week 6 Assignment		
Lab Exercise -3	Accepted Answers: ordering in the topological sorting	
Feedback for	4) Stage Balancing is the process of	1 point
week 6	minimising the number of stages in the pipeline	
Week 6Assignment	maximising the number of stages in the pipeline	
Solutions	minimising the number of registers in the pipeline	

8/2017	Computer Organization and Architecture Unit 7 - Week 6	
Week 7	minimising the difference between the time taken by each of the stages	
Week 8		
Week 9	Accepted Answers: minimising the difference between the time taken by each of the stages	
Week 10	5) An architecture with cycles per instruction(CPI) less than 1 is called	1 point
Week 11	O ILP	
Week 12	Superscalar Pipelining 3DNOW	
	Accepted Answers: Superscalar	
	6) Read After Write (RAW) hazard is called a	1 point
	Control Hazard	
	O Data Hazard	
	Structural Hazard Software Hazard	
	Sollware nazaru	
	Accepted Answers: Data Hazard	
	7) One of the major drawbacks of VLIW Architecture is	1 point
	○ Time	
	Size of memory	
	Memory Aliasing	
	Hardware dependency	
	Accepted Answers: Memory Aliasing	
	8) Which one of these is a true dependency	1 point
	○ war	
	○ waw	
	RAR	
	RAW	
	Accepted Answers: RAW	
	9) A RAW hazard can be handled using	1 point
	Register Renaming	-
	Operand Forwarding	
	Pipelining	
	Super-scalar operations	

Accepted Answers:

Operand Forwarding	
10)The hazards that Register Renaming can help in handling are	1 point
RAW and WAR	
WAR and RAR	
WAR and WAW	
RAW and WAW	
Accepted Answers: WAR and WAW	
11)The value of Register Status indicator when the register is waiting for the value from an execution unit is	1 point
The register number	
Current value of register	
Execution unit number	
Expected value of the register	
Accepted Answers: Execution unit number 12)Select the most appropriate statement	1 point
If the value for a register in the Register Status Indicator is 0, it means that	r point
The current register value is 0	
The current register value is being computed in some execution unit	
The current register value is either in ROB or in the register itself	
The current value of register is not available	
Accepted Answers: The current register value is either in ROB or in the register itself	
13) The input and output respectively to a Content Addressable memory are	1 point
Address and Content	,
Address and Address	
Content and Address	
Content and Program Counter	
Accepted Answers:	
Content and Address	

Previous Page

End

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -



A project of



In association with



Funded by

Government of India Ministry of Human Resource Development

Powered by

