

NPTEIR

reviewer1@nptel.iitm.ac.in ▼

Courses » Computer Organization and Architecture

Announcements Course Forum Progress Mentor

Unit 12 - Week 11

Course outline	Week 11 Assignment
How to access the portal	
Week 1	Week 11 Assignment
Week 2	1) In a SMA, if a core A makes a change to a variable b, the state of A is now 1 point
Week 3	Shared Invalid
Week 4	Valid
Week 5	Exclusive
Week 6	
Week 7	Accepted Answers: Exclusive
Week 8	2) If the value of a variable a in core A and core B is changed in core B, but not reflected in core 1 point A, the state of core A is
Week 9	Shared
Week 10	○ Invalid ○ Valid
Week 11	Exclusive
 Lecture 36 - Cache, Degree of Multiprogramming 	Accepted Answers: Invalid
Lecture 37 (Part 1) - Shared Memory Architecture	3) Multi-programming is achieved efficiently in today's processors using 1 point DMA
Lecture 37 (Part2) - SharedMemoryArchitecture	Caches H/W Interrupt All of the above
 Lecture 38 (Part 1) - Virtually Indexed - Virtually Tagged and Physically Tagged Caches 	Accepted Answers: DMA 4) Using time spent on DMA for CPU computation is termed as cycle stealing 1 point
Quiz : Week 11 Assignment	TrueFalse

28/2017	
Feedback for Week 11	
Week 11Solutions	
Week 12	

Accepted Answers: True 5) Consider the following scenario. Core P1 holds an address A1 in exclusive state and it is 1 point connected to two other processors P2 and P3 through a common bus. There wont be any communication on the bus when P1 writes to A1 in P2 P3 writes to A1 in P3 P3 writes to A1 in P1 P1 writes to A1 in P1 **Accepted Answers:** P1 writes to A1 in P1 6) In a VIVT (Virtually Indexed Virtually Tagged) Cache, the cache is addressed using 1 point Physical Address Virtual Address

Previous Page

 Cache addressing Any of the above

Accepted Answers: Virtual Address

End

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -



A project of





Funded by

Government of India Ministry of Human Resource Development

Powered by

