		ewer1@nptel.iitm.ac
ourses » Compute	er Organization and Architecture	
	Announcements Course Forum Prog	ress Mentor
Jnit 11 - W	/eek 10	
Course outline	Week 10 Assignment	
How to access the portal		
Week 1	Assignment Week 10	
Week 2	1) Transfer of data directly between a peripheral and memory without the aid of cp using	ou is achieved 1 poi
Week 3	NMI controller	
Week 4	DDR controller	
Week 5	 DMA controller None of the above 	
Week 6		
Week 7	Accepted Answers:	
	DMA controller	
Week 8	2) Block Transfer from memory will be beneficial due to which of the following?	1 poi
Week 9	 Spatial Locality Lesser Memory Latency 	
Week 10	 Paging 	
 Lecture 32 - Cache 	All of the above	
 Lecture 33 - Cache 		
Organisation	Accepted Answers:	
Lecture 34 -	All of the above	
Cache - Cache Coherency,	3) The presence of a page in a cache is detected by checking the	1 poir
Dual Ported	◯ Valid bit	
Cache	Dirty bit	
 Lecture 35 - Multilevel 	Tag bit	
Caching, Multitasking	None of the above	
Quiz : Week 10		
Assignment	Accepted Answers:	
Week 10 Solutions	Tag bit	
Feedback for week 10	4) In a n-way set associative cache with n << total number of cache lines, a given present in any of the cache lines.	page can be 1 poir
	True	

2		
	Accepted Answers:	
	False	
	5) To check a n-way set associative cache for a given page, the process needs to check	1 point
	All the cache lines	
	 one cache line n cache lines 	
	Cannot be predicted	
	Accepted Answers: n cache lines	
	6) The problem of cache incoherency happens when	1 point
	The modified value in cache is not reflected in the RAM	
	igodot The modified value in cache is reflected in the current core, but not in other cores	
	The value in RAM has been modified by some core, but is not reflected in the cache,	
	All of the above	
	Accepted Answers: All of the above	
	7) A modified value is simultaneously modified in a write-through cache	1 point
	True	
	False	
	Accepted Answers:	
	True	
	8) A modified value is simultaneously modified in a write-back cache	1 point
	True	
	False	
	Accepted Answers: False	
	9) Split Caches are required for	1 point
	 Larger Cache Sizes Concurrent Instruction and Data Access 	
	 or concurrent instruction and Data Access managing multiple instruction fetches 	
	None of the above	
	Accepted Answers:	
	Concurrent Instruction and Data Access	1 maint
	10,Structural Hazards due to dual ported caches are handled by	1 point
	 Giving preference to read over write Write-back caches 	
	 Giving preference to write over read 	

None of the above

	Accepted Answers:	
	Giving preference to write over read	
1	1Round Robin Scheduling is achieved using which of the following Interrupts?	1 point
	Timer Interrupt	
	Exception	
	Maskable Interrupt	
	None of the above	
	Accepted Answers: Timer Interrupt	
	Previous Page	End

