Х

NIPITEIL

reviewer3@nptel.iitm.ac.in ▼

Courses » Embedded Systems-- Design Verification and Test

Announcements Course Ask a Question


Progress

Mentor

FAQ

## Unit 11 -Embedded System Hardware Testing - II

Course outline	Assignment-10	
	The due date for submitting this assignment has passed.	
How to access the portal	As per our records you have not submitted this assignment.  Due on 2018-10-	10, 23:59 IST.
Introduction and Modeling	1) The components of Scalable Core Test Architecture are:	1 point
Modeling and Synthesis issues	Test Access Mechnism Wrapper Source and Sink for test stimuli and responses	
Architectural Synthesis of	All of the above  No, the answer is incorrect.	
Hardwares	Score: 0	
System-level Design	Accepted Answers: All of the above	
Temporal Logic	2) Which of the following is FALSE about TAM?	1 point
Model Checking	Transports test responses from the CUT to the test sink.	
BDD and Symbolic Model Checking	Wider TAM, more I/Os are required.  Loads and executes test instructions.	
Introduction to Digital Testing	Delivers test stimuli from the test source to the CUT.  No, the answer is incorrect.  Score: 0	
Embedded System Hardware	Accepted Answers: Loads and executes test instructions.	
Testing	3) Which of the following are the valid operating modes of IEEE P 1500 standard?	1 point
Embedded System Hardware	INTEST  XTEST	
racting - II	© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -	
project of	In association with	
* NPTE	L National Programme on Technology Enhanced Learning	
	Funded by	



Accepted Answers:  Down transition fault in a memory cell	
7) From the context of memory testing, the types of faults considered in address decoder are	: 1 point
No address can access a certain cell  With a particular address, multiple cells are simultaneously accessed  A particular cell can be accessed with multiple addresses  All of the above  No, the answer is incorrect.  Score: 0	
Accepted Answers: All of the above	
8) March Test is most appropriate for?	1 point
Testing Combinational circuits	
Testing memory	
Testing Sequential circuits	
All of the above	
No, the answer is incorrect. Score: 0	
Accepted Answers: Testing memory	
9) The bridging faults <0,0 0,0>,<0,1 1,1>,<1,0 1,1>,<1,1 1,1> are?	1 point
AND Bridging faults	
OR Bridging faults	
Both b & c	
None of the above	
No, the answer is incorrect. Score: 0	
Accepted Answers: OR Bridging faults	
Previous Page End	i