Announcements Course Ask a Question Progress Mente Jnit 1 - How to Assess the portal Assess the portal Assess the portal Course outline Assignment-00 The due date for submitting this assignment has passed. As per our records you have not submitted this Due on 2018-07-29, assignment.	or FAQ
outline Assignment-out The due date for submitting this assignment has passed. How to access the portal As per our records you have not submitted this assignment.	
How to access the portalAs per our records you have not submitted this assignment.Due on 2018-07-29 Due on 2018-07-29 Due on 2018-07-29	
	23:59 IST
 How to access the home page? 1) How many full adders and half adders are required to construct an m-bit parallel adders m/2 full adders and m/2 half adders 	der? 1 poi
How to access the course page? Image: This fail adders m half adders m half adders m-1 full adders and 1 half adder	
How to access the MCQ, MSQ and Programming assignments? m+1 half adders m+1 half adders Score: 0 m+1 half adders m+1 half adders	
Quiz : Accepted Answers: Assignment-00 m-1 full adders and 1 half adder	
Introduction and 2) How many types of flip-flops are generally used? Modeling 2	1 poi
Modeling and Synthesis issues 4	
Architectural 5 Synthesis of Hardwares No, the answer is incorrect.	
System-levelAccepted Answers:Design4	
	1 poi
Temporal Logic 3) How many inputs and outputs does a D flip-flop has (excluding the clock)	

Funded by

Embedded Systems-- Design Verification and Tes...

$https://online courses.nptel.ac.in/noc18_cs54/uni...$

System Hardware Testing	4) A clock with frequency X (MHZ) is applied to a cascaded counter containing a modulus-4 1 point counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is
Embedded System Hardware Testing - II	 X/4 MHz X/8 MHz X/32 MHz
Advances in Embedded System Hardware Testing	X/320 MHz No, the answer is incorrect. Score: 0
Advances in Embedded System Hardware Testing - II	Accepted Answers: X/320 MHz 5) Which of the following describes most appropriately a "shift register"? 1 point The register that can shift information bits to another register
Testing for Embedded Software Systems	 The register that can shift information bits either to the right or to the left The register that can shift information bits to the right only The register that can shift information bits to the left only
	 No, the answer is incorrect. Score: 0 Accepted Answers: The register that can shift information bits either to the right or to the left 6) Which among the following is the queue that keeps the processes that are residing in main 1 point memory and are ready and waiting to be executed? job queue job queue execution queue process queue No, the answer is incorrect. Score: 0 Accepted Answers: ready queue
	 7) Which of the scheduling algorithms mentioned below works by allocating the CPU first to 1 point the process that requests the CPU first? first-come, first-served scheduling shortest job scheduling priority scheduling none of the mentioned No, the answer is incorrect. Score: 0 Accepted Answers: first-come, first-served scheduling 8) One of the following statements best describes the disadvantage of priority based 1 point
	Complex Scheduler in terms of computation

Schedule takes a lot of time	
May lead to some low priority process waiting indefinitely for the CPU	
none of the above	
No, the answer is incorrect. Score: 0	
Accepted Answers:	
May lead to some low priority process waiting indefinitely for the CPU	
9) A Language for which a DFA can be constructed is a	1 point
Regular Language	
Context free Language	
Recursively enumerable language	
None of the above	
No, the answer is incorrect. Score: 0	
Accepted Answers: Regular Language	
10)n the formal definition of a deterministic finite state machine the number of tuples required is	1 point
O 4	
5	
6	
7	
No, the answer is incorrect.	
Score: 0	
Accepted Answers: 5	

Previous Page

End