

X

NPTEL

reviewer4@nptel.iitm.ac.in ▼

Courses » Computer Organization and Architecture A Pedagogical Aspect

Announcements

Course

Ask a Question

Progress

FAQ

Unit 4 - Week 3: Addressing Modes, Instruction Set and Instruction Execution Flow

[Register for
Certification exam](#)

Course outline

[How to access
the portal](#)[Week 1:
Fundamentals of
Digital Computer](#)[Week 2:
Fundamental of
Digital Computer](#)[Week 3:
Addressing
Modes,
Instruction Set
and Instruction
Execution Flow](#)[Lecture 1:
Components of
Central
Processing Unit
\(CPU\) and
External
Interface](#)[Lecture 2: Main
Memory](#)[Lecture 3:
Instruction
Execution](#)[Quiz :](#)

Assignment for Week 3

The due date for submitting this assignment has passed.

As per our records you have not submitted this **Due on 2019-02-20, 23:59 IST.**
assignment.

1) Component of CPU which is responsible for comparing contents of two pieces of data is **1 point**

- ☐ ALU
- ☐ CU
- ☐ Memory
- ☐ Register

No, the answer is incorrect.

Score: 0

Accepted Answers:

ALU

2) A CPU has 16 bit program counter. This means that the CPU can address **1 point**

- ☐ 16K memory locations
- ☐ 32K memory locations
- ☐ 64K memory locations
- ☐ 256K memory locations

No, the answer is incorrect.

Score: 0

Accepted Answers:

64K memory locations

3) CPU gets the address of next instruction to be processed from **1 point**

- ☐ Instruction register
- ☐ Memory address register

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -






A project of



In association with



Funded by

Execution Flow	Program counter	
Week 5: Addressing Modes, Instruction Set and Instruction Execution Flow		
Week 6: Organization and Optimization of Micro- programmed Controlled Control Unit	<p>4) On getting an interrupt, CPU</p> <p>0 points</p> <p><input type="radio"/> finishes the current instruction and moves to interrupt service routine</p> <p><input type="radio"/> immediately moves to interrupt service routine without completing current instruction</p> <p><input type="radio"/> releases the control on I/O lines and memory lines</p> <p><input type="radio"/> makes the peripheral device, which requested the interrupt wait for fixed interval of time</p> <p>No, the answer is incorrect.</p> <p>Score: 0</p> <p>Accepted Answers:</p> <p><i>immediately moves to interrupt service routine without completing current instruction</i></p>	  
Week 7: Organization and Optimization of Micro- programmed Controlled Control Unit	<p>5) The module which is not part of CPU:</p> <p>1 point</p> <p><input type="radio"/> Arithmetic processing unit</p> <p><input type="radio"/> General purpose registers</p> <p><input type="radio"/> Main memory</p> <p><input type="radio"/> Control unit</p> <p>No, the answer is incorrect.</p> <p>Score: 0</p> <p>Accepted Answers:</p> <p><i>Main memory</i></p>	 
Week 8: Organization and Optimization of Micro- programmed Controlled Control Unit	<p>6) Suppose the size of the Main Memory is $16K \times 8$ bits. What are the sizes of address bus and data bus?</p> <p>1 point</p> <p><input type="radio"/> Address bus = 16 bits, Data bus = 8 bits</p> <p><input type="radio"/> Address bus = 14 bits, Data bus = 3 bits</p> <p><input type="radio"/> Address bus = 16 bits, Data bus = 3 bits</p> <p><input type="radio"/> Address bus = 14 bits, Data bus = 8 bits</p> <p>No, the answer is incorrect.</p> <p>Score: 0</p> <p>Accepted Answers:</p> <p><i>Address bus = 14 bits, Data bus = 8 bits</i></p>	
Week 9: Memory Sub-system Organization		
Week 10: Memory Sub-system Organization		
Week 11: Memory Sub-system Organization		
Week 12: Input/output Subsystem	<p>7) How many memory chips of configuration $1K \times 8$ Bits are required to implement an $8K \times 32$ Bits memory?</p> <p>1 point</p> <p><input type="radio"/> 4</p> <p><input type="radio"/> 8</p> <p><input type="radio"/> 16</p> <p><input type="radio"/> 32</p> <p>No, the answer is incorrect.</p> <p>Score: 0</p> <p>Accepted Answers:</p> <p><i>32</i></p>	
TEXT TRANSCRIPTS	<p>8) How many bits are transferred in one memory cycle if the MBR is 64 Bit?</p> <p>1 point</p> <p><input type="radio"/> 32</p> <p><input type="radio"/> 64</p> <p><input type="radio"/> 128</p>	

256

No, the answer is incorrect.

Score: 0

Accepted Answers:

64

9) The return address from the interrupt-service routine is stored on

1 point

- ☐ System heap
- ☐ Processor register
- ☐ Processor stack
- ☐ None of the Above



No, the answer is incorrect.

Score: 0

Accepted Answers:

Processor stack

10) When a user starts a program, it is:

1 point

- ☐ loaded into the CPU
- ☐ erased from the hard drive.
- ☐ loaded into RAM.
- ☐ temporarily removed from the registers

No, the answer is incorrect.

Score: 0

Accepted Answers:

loaded into RAM.

Previous Page

End