

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -



In association with
NASSCOM®

Computer Organization and Architecture A Ped...



No, the answer is incorrect. Score: 0	
Accepted Answers: 1, 0, 0, 1, 0, 0	
8) Assume that we have a 4-bit ALU. For the operation 5+ (-5) (assumed signed arithmetic), what are the value of Zero, Negative, Carry, Overflow, and Even Parity flags. [Hints: Use 2's complement arithmetic]	1 po
0, 1, 1, 1, 0	
1, 0, 1, 0, 1	
1, 0, 1, 1, 1	
1, 1, 1, 0, 1	
No, the answer is incorrect. Score: 0	
Accepted Answers: 1, 0, 1, 0, 1	
9) A processor has 40 distinct instructions and 24 general purpose register. A 32-bit instruction word has an opcode, two registers operand, and an immediate operand. The numb available for the immediate operand field is	1 po ier of bi
16	
12	
8	
10	
No, the answer is incorrect. Score: 0	
Accepted Answers:	
10 ^A n instruction ADD R1, A is stored at memory location 4004H. R1 is a processor register and A is a memory location with address 400CH. Each instruction is 32-bit long. What will be t values of PC, IR and MAR during execution of the instruction?	1 po :he
4004H; ADD R1, A; 400CH	
4008H; ADD R1, A; 400CH	
4008H; ADD; 400CH	
4008H; ADD R1, A; 432CH	
No, the answer is incorrect. Score: 0	
Accepted Answers: 4008H; ADD R1, A; 400CH	
Score: 0 Accepted Answers: 4008H; ADD R1, A; 400CH	

Computer Organization and Architecture A Ped...

R
R