reviewer4@nptel.iitm.ac.in ▼ Courses » Computer Organization and Architecture A Pedagogical Aspect Announcements Course Ask a Question **Progress** FAQ Unit 13 - Week 12: Input/output Subsystem Register for **Assignment for Week 12 Certification exam** The due date for submitting this assignment has passed. Course As per our records you have not submitted this Due on 2019-04-24, 23:59 IST. outline assignment. Assignment for Week 12 How to access the portal 1) Mark whichever is correct for Memory mapped I/O scheme. 1 point Week 1: The I/O device and the memory have separate address space. Fundamentals of **Digital Computer** The I/O device and the memory shares same address space. No special command for I/O is needed Week 2: Fundamental of Needs I/O or memory select line **Digital Computer** No, the answer is incorrect. Week 3: Score: 0 Addressing **Accepted Answers:** Modes. **Instruction Set** The I/O device and the memory shares same address space. and Instruction No special command for I/O is needed **Execution Flow** mode, the I/O module and main memory exchange data directly, without 1 point processor involvement. Week 4: Addressing Modes, Programmed I/O Instruction Set and Instruction **Execution Flow** Interrupt-driven I/O Week 5: All the above Addressing No, the answer is incorrect. Modes, Instruction Set Score: 0 and Instruction **Accepted Answers: Execution Flow** Week 6: 3) Which method among these uses interrupt to transfer data from I/O to memory. 1 point Organization

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -

A project of





Funded by

and Optimization		Score: 0	
of Micro- programmed	ce De	Accepted Answers:	
Controlled		Interrupt-driven I/O	
Control Unit		DMA	
Week 8:		4) A CPU generally handles an interrupt by executing an interrupt service routine 1	l point
Organization and Optimization		As soon as an interrupt is raised	
of Micro-		By checking the interrupt register at the end of fetch cycle	
programmed Controlled		By checking the interrupt register after finishing the execution of the current instruction	
Control Unit		By checking the interrupt register at fixed intervals.	显
Week 9: Memory			
Sub-system Organization		No, the answer is incorrect. Score: 0	
Organization		Accepted Answers:	
Week 10:		By checking the interrupt register after finishing the execution of the current instruction	[
Memory Sub-system		5) A DMA module is transferring characters (8-bit) to memory using cycle stealing from a 1	. poi
Organization		device transmitting at 9600 bps. The processor is fetching instructions at the rate of 1 million	
Week 11:		instructions per second (1 MIPS). By how much will the processor be slowed down due to the DM activity?	IA
Memory		activity:	
Sub-system Organization		0.10%	
		0.12%	
Week 12: Input/output		0.24%	
Subsystem		0.5%	
Input-Output Primitives		No, the answer is incorrect.	
Interrupt Driven		Score: 0	
I/O		Accepted Answers: 0.12%	
DMA Transfer		6) The size of the data count register of a DMA controller is 16 bits. The processor needs to 1	. point
Storage		transfer a file of 29,154 kilobytes from disk to main memory. The memory is byte addressable. The	e
Devices		minimum number of times the DMA controller needs to get the control of the system bus from the	
Quiz : Assignment for		processor to transfer the file from the disk to main memory is	
Week 12		675	
TEXT		O 456	
TRANSCRIPTS		O 3246	
		2915	
		No, the answer is incorrect.	
		Score: 0	
		Accepted Answers:	
		456	
		7) Suppose a given bus protocol requires 10ns for devices to make requests, 15ns for arbitration, and 25ns to complete each operation. How many operations can be completed per se	l <i>point</i> cond?
		15 million/sec	
		10 million/sec	
		20 million/sec	
		18 million/sec	
		No, the answer is incorrect.	
		Score: 0	

Accepted Answers: 20 million/sec	
8) A hard disk with 5 platters has 2048 tracks/platter, 1024 sectors/track (fixed number of sectors per track), and 512 byte sectors. What is its total capacity?	1 point
O 7GB	
◯ _{5GB}	
O 4GB	
○ 8GB	<u> </u>
No, the answer is incorrect.	
Score: 0 Accepted Answers:	
5GB	<u> </u>
9) A manufacturer wishes to design a hard disk with a capacity of 30 GB or more (using the	_
standard definition of 1GB = 2^30 bytes). If the technology used to manufacture the disks allow 1024-byte sectors, 2048 sectors/track, and 4096 tracks/platter, how many platters are required (Assume a fixed number of sectors per track.)	
3 0 5	
0 4	
0 2	
No, the answer is incorrect. Score: 0	
Accepted Answers:	
4	
10)A hard disk with one platter rotates at 15,000 r/min and has 1024 tracks, each with 2048 sectors. The disk head starts at track 0 (tracks are numbered from 0 to 1023). The disk then request to access a random sector on a random track. If the seek time of the disk head is 1 r every tracks it must cross. What is the transfer time for a sector?	receives a
1.95 microseconds	
2.5 microseconds	
2 microseconds	
3 microseconds	
No, the answer is incorrect. Score: 0	
Accepted Answers:	
1.95 microseconds	
Previous Page En	nd