



Lecture 54:

PTAT cell:





$$I = \frac{V_{BE_1} - V_{BE_2} + V_{os}}{R}$$

Sources of error

* channel length
mod. of pMOS

- Cascode

* opamp offset


- Use large
devices in the
input pair

R : small TC

: constant with process variations


* External resistor

* Single external resistor - Trim an internal
resistor to that value





To generate currents with arbitrary dependence
on temperature

PTAT





Combine a constant current source & a PTAT current source in the right proportion

Constant Voltage reference:




* Zener diode



* Zener diodes around $V_z = 3.6V$ have low temperature coefficient

Diode biased at a constant current:



$$V_D = V_T \ln\left(\frac{I_o}{I_s}\right) = \frac{kT}{q} \ln\left(\frac{I_o}{I_s}\right)$$


$$I_s = b \cdot T^{4+m} \exp\left(-\frac{E_g}{kT}\right) I_s \propto \mu \cdot kT \cdot n_i^2$$

Bandgap

$$(M_b T^m) \cdot T^3 \exp\left(-\frac{E_g}{kT}\right)$$
$$m \approx -\frac{3}{2}$$

$$V_D = V_T \ln \frac{I_o}{b \cdot T^{4+m} \cdot \exp\left(-\frac{E_g}{kT}\right)}$$

$$= \frac{E_g}{q} + V_T \left[\ln\left(\frac{I_o}{b}\right) - (4+m) \ln(T) \right]$$



$$V_D = \frac{E_{go}}{g} - 3.08 V_T + V_T \left[\ln\left(\frac{b}{l}\right) - (4+m) \ln(T) \right]$$

$$\frac{E_{go}}{g} = 1.2V - 2.65 \times 10^{-4} T$$

$$= 1.2V - 3.08 V_T$$

$$V_D = \frac{E_{go}}{g} + V_T \left[\ln\left(\frac{b}{l}\right) - 3.08 - (4+m) \ln(T) \right]$$

$\approx 0.7V$ $1.2V$ $\ln\left(\frac{b}{l}\right) - 3.08 - (4+m) \ln(T)$
Negative Voltage ; Negative TC
 $\approx -0.5V$

Bandgap reference:

- * Diode (V_{BE}) drop has a negative temp. coefficient of $\approx -1.5 \text{ mV/K}$
- * Add a PTAT voltage to realize zero TC.

$$\begin{aligned} V_{\text{out}} &= V_D + \alpha \cdot V_T \\ &= \frac{E_{g0}}{2} + V_T \underbrace{\left[\ln\left(\frac{k}{k_0}\right) - 3.08 - (4+m)\ln T \right]}_{\text{Set to zero at } 300K} + \alpha V_T \end{aligned}$$

$$\frac{dV_{out}}{dT} = \frac{k}{q} \left[\ln\left(\frac{V_o}{V_s}\right) - 3.08 - (4+m) \ln T \right] - \frac{kT}{q} \frac{(4+m)}{T}$$

$$+ \alpha \cdot \frac{k}{q} = 0$$

$$\alpha = - \left[\ln\left(\frac{V_o}{V_s}\right) - 3.08 - (4+m) \ln T \right] + (4+m)$$

$$= - \frac{V_o - E_g/q}{V_t} + (4+m)$$


$$= \frac{E_g/q - V_s}{V_t} + (4+m)$$

$E_g/q = 1.2V$
 $V_s = 0.7V$
 $V_t = 25mV$
 $m = -\frac{3}{2}$

$$\frac{500mV}{25mV} + 2.5 = 22.5$$

$$\frac{3+m}{21.5} = \underline{\underline{21.5}}$$

PTAT cell



V_{BE1}

$$V_D + V_t \cdot \alpha$$

$$V_D + V_t \cdot \frac{R_1}{R} \cdot \ln(N)$$

$$\text{Set } \frac{R_1}{R} \ln(N) = \alpha$$

Currents are

PTAT

$$I_c = I_o \frac{T}{T_o}$$

$$V_D = V_T \ln \left(\frac{I_C}{I_S} \right)$$

$$= \frac{\Sigma I_0}{I} + V_T \left[\ln \left(\frac{I_0}{I} \right) - 3.08 - (4+m) \ln T \right]$$


$$I_0 = I' \cdot \frac{T}{T_0}$$

$$\ln \left(\frac{I_0}{T_0 b} \right) + \ln T$$


PTAT

$$\frac{\Sigma I_0}{I} + V_T \left[\ln \left(\frac{I'}{T_0 b} \right) - 3.08 - (3+m) \ln T \right]$$


Bandgap voltage reference:




In a CMOS process:



Substrate PNP



Matching



$$\frac{Q_1 : Q_2}{1 : 8}$$

Offset
[Large devices]