



Sample and Hold Circuit



Initial condn: $V_o = 0$
and ST = o (open)

V_{in} is impressed and ST closes.

Capacitor charges towards $V_{in}(t)$ value at $t=t_1$. Now ST opens.


Then $V_{o1} = V_c(t) = V_c(t_1) = V_m(t_1)$

Till 'ST' closes output is 'Held' to V_{o1} .

When 'ST' closes, V_o tries to follow V_{in} (wth last initial condn.)
This we say 'Sampling'

Slide No: 2


A simple S-H Circuit is



CDEEP
IIT Bombay

MOS Transistor in common Gate mode acts like a Switch.

Alternate :



Course Name:


Analog Circuits

Lecture No. 25

Instructor's Name:

Prof. A. N. Chandorkar

Slide No. 3



CDEEP
IIT Bombay

Course Name
Analog Circuits

Lecture No. 25

Instructor's Name
Prof. A. N. Chandorkar


Digital to Analog Converter (D/A Converter or DAC)

Lets assume Digital word is in Binary Code
Corresponding to a N-bit binary code , we
have Analog Voltage as V_o

$$V_o = (2^{N-1}a_{N-1} + 2^{N-2}a_{N-2} + \dots + 2^1a_1 + 2^0a_0) V_r$$


\nwarrow
const.

$$= (a_{N-1} + \frac{1}{2}a_{N-2} + \dots + \frac{1}{2^{N-2}}a_1 + \frac{1}{2^{N-1}}a_0) 2^{N-1} V_r$$



CDEEP
IIT Bombay

DAC specifications

CDEEP
IIT Bombay

Typically, the output of DAC is a fraction F of V_{REF} .

$$\text{i.e. } V_{out} = F V_{REF}$$


Word D is N-bit wide, then

$$\text{No. of Input Combinations} = 2^N$$

A 4bit DAC has $2^4 = 16$ Input Combinations

Clearly a 4-bit DAC has 4bit Resolution, which means each input ⁽¹⁶⁾ should have distinct Analog Output

Ideal Transfer Characteristics for 3-bit DAC



CDEEP
IIT Bombay

① Full Scale Voltage

$$V_{FS} = \frac{2^N - 1}{2^N} V_{REF}$$

$$\text{② } 1 \text{ LSB} = \frac{V_{REF}}{2^N} \quad (= \frac{5}{8} V)$$

3-bit case

Slide No: 7

$$\text{Then } F = \frac{D}{2^N}$$

If D is 4 bit wide

$$f = \frac{8}{2^4} = \frac{8}{16} = \frac{1}{2}$$

$\overbrace{\quad\quad\quad}^{1000}$
↓
 $\begin{matrix} 1 \\ 0 \\ 0 \\ 0 \end{matrix}$

Similarly 3 bit DAC ,


$$F = \frac{4}{2^3} = \frac{4}{8} = \frac{1}{2}$$

$\overbrace{\quad\quad\quad}^{(100)}$
↓
 $\begin{matrix} 1 \\ 0 \\ 0 \end{matrix}$

If $V_{REF} = 5V$ then $V_o = \frac{1}{2} \times 5V = 2.5V$

∴ Resolution = 2.5 V



i.e. each bit of 3bit DAC (000, 001 - - 111)
is separated by 2.5V (for $V_{REF} = 5V$)



CDEEP
IIT Bombay

Lecture No: 8

DAC Implementation



Course Name

Analog Circuits


Lecture No. 25

Instructor's Name

Prof. A. N. Chandorkar


R-2R DAC

SPDT

CDEEP
IIT Bombay

$$V_o = -i_{out} R_2, \quad i_{out} = \sum_{k=0}^{N-1} D_k \cdot \frac{V_{REF}}{2^{N-k}} \cdot \frac{1}{2R}$$



A to D Converters (ADCs)



- (i) Counting ADC
- (ii) Successive Approximation ADC
- (iii) Flash ADC
- (iv) Dual-Slope ADC / Single Slope
- (v) Multi-step
- (vi) Pipelined

Slide No. 11

Counting ADC



Course Name

Analog Circuits


Lecture No. 2.5

Instructor's Name

Prof. A. N. Chandorkar

Slide No: 12

Flash ADC



Course Name:

Analog Circuits

Lecture No. 25

Instructor's Name:

Prof. A. N. Chandorkar

For 3bit Flash ADC



CDEEP
IIT Bombay

$$\text{Each Tap has voltage} = \frac{R}{8R} V_{REF} = \frac{1}{8} V_{REF}$$

$$\text{For } V_{REF} = 5V, \text{ Each Tap has voltage} = \frac{5}{8} = 0.625V$$

$$\therefore V_1 = 0.625V, V_2 = 1.25V, \dots V_7 = \frac{7}{8} \times 5 = 4.375V$$

Let us say $V_{in} = 3V$

	Binary	TC	$\frac{100}{4}$ Convert to Binary
0	0000	0000	
1	0001	0001	
2	0010	0011	
3	0011	0111	