




Slide No: 1


Two Stage OPAMP



CDEEP
IIT Bombay




← Single Stage → ← Diff Amp → ← Single Stage →
CS Amplifier




M8-M9
Current
Mirror.

Slide No: 2

Three Stage OPAMP



Buffer is Class AB Amplifier
with Large Drive Capability



CDEEP
IIT Bombay

Slide No: 3

$$V_{o1} = -g_{m1} (r_{o1} \parallel r_{o3}) V_{in}$$

$$V_{o2} = -g_{m2} (r_{o2} \parallel r_{o4}) V_{in}$$

$$V_{out1} = -g_{m5} (r_{o5} \parallel r_{o7}) V_{o1}$$

$$= +g_{m1} g_{m5} (r_{o5} \parallel r_{o7}) (r_{o1} \parallel r_{o3}) V_{in}$$


$$A_{v1} = \frac{V_{out1}}{V_{in}} = g_{m1} g_{m5} (r_{o5} \parallel r_{o7}) (r_{o1} \parallel r_{o3})$$

Similarly

$$A_{v2} = \frac{V_{out2}}{V_{in}} = g_{m2} g_{m6} (r_{o6} \parallel r_{o8}) (r_{o2} \parallel r_{o4})$$

For single ended case

$$A_v = g_{m1} (r_{o2} \parallel r_{o4}) g_{m5} (r_{o5} \parallel r_{o6})$$




CDEEP
IIT Bombay

Characteristics of OPAMP



CDEEP
IIT Bombay


① Input Offset




If $V_{in1} = V_{in2} = 0$ then $V_o = 0$ But

In reality, V_o exists. Due to Mismatches in Input Stage

$$\text{Worst case } V_{\text{offset}} = \frac{V_{DD}}{A_{OL}} \approx \frac{V_{SS}}{A_{OL}}$$



$$\textcircled{2} \text{ CMRR} = 20 \log \frac{A_d}{A_c}$$



(3) Power Dissipation

$$\text{Total } P = (V_{DD} - V_{SS}) \cdot (I_{DS} + I_{DS_1} + I_{DS_2})$$

Vertical paths.

(4) Power Supply Rejection Ratio (PSRR):

Rejection parameter related to variation in V_{DD} or V_{SS}

$$PSRR^+ = \frac{A_{OL}}{V_{out}/V^+} \quad V^+ \text{ variation in } V_{DD}$$

$$PSRR^- = \frac{A_{OL}}{V_{out}/V^-} \quad V^- \text{ is " " } V_{SS}$$

$$(5) \text{ Slew Rate : } \frac{dV_{out}}{dt} = \frac{I_{SS}}{C_L}$$

Slide No 6

From KCL

$$\frac{V_1 - V_0}{R_2} = g_m V_1 \quad \text{or} \quad V_1 \left(\frac{1}{R_2} - g_m \right) = \frac{V_0}{R_2}$$

$$\therefore V_1 = \frac{V_0}{R_2} \frac{1}{\left(\frac{1}{R_2} - g_m \right)}$$

$$\frac{V_0}{V_1} \Rightarrow$$

$$\therefore \frac{V_{in}}{R_1} + \frac{V_0}{R_2} = \frac{V_0}{R_2} \frac{1}{\left(\frac{1}{R_2} - g_m \right)} \left(\frac{1}{R_1} + \frac{1}{R_2} \right)$$

$$\therefore \frac{V_0}{V_{in}} = - \frac{R_2}{R_1} \frac{\left(1 - \frac{1}{g_m R_2} \right)}{\left(1 + \frac{1}{g_m R_2} \right)}$$

$$\text{If } g_m \rightarrow \infty \\ A_V = - \frac{R_2}{R_1}$$



CDEEP
IIT Bombay

Course Name

Analog Circuits


Lecture No. 19

Instructor's Name

Prof. A. N. Chandorkar

Slide No. 7

Output Resistance




r_o is very high for MOS Amplifiers, & $V_1 = V_{gs}$

$$R_{out} = \frac{V_x}{I_x}$$

$$I_x = g_m V_{gs} + \frac{V_x - 0}{R_1 + R_2}$$

$$\text{But } V_{gs} = \frac{R_2}{R_2 + R_1} V_x.$$



CDEEP
IIT Bombay

Course Name

Analog Circuits

Lecture No. 19

Instructor's Name

Prof. A. N. Chandorkar

Slide No: 8


$$\therefore I_x = \frac{g_m R_2}{R_1 + R_2} V_x + \frac{V_x}{R_1 + R_2}$$

$$I_x = \frac{(1 + g_m R_2) V_x}{R_1 + R_2}$$

$$\text{or } R_{out} = \frac{V_x}{I_x} = \frac{R_1 + R_2}{1 + g_m R_2}$$

If open loop gain is very high, $g_m \rightarrow \infty$

Then $R_{out} \rightarrow 0$



CDEEP
IIT Bombay