

# Loads in MOS Amplifiers

- (i) Resistive load — Actual Resistor as Load
- (ii) Active load — Device as Resistor




CDEEP  
IIT Bombay


EE 618 L 10 / Slide 1

Active Loads: —

(A) Diode Connected Loads:



n-MOS



PMOS

In this case  $V_{GD} = 0$

We have  $V_{DS} = V_{GS} + V_{GD}$  for Normal Case.


$\therefore$  Here  $V_{DS} = V_{GS}$

$\text{or } V_{GS} - V_T < V_{DS}$  Device is


Always in Saturation. Then

$$I_{DS} = \frac{\beta}{2} (V_{GS} - V_T)^2 \quad \text{If } \lambda \text{ is } V \cdot \text{small}$$

This is constant current source.



Eq. CKT to evaluate  $R_o$  of Current Source.



We impress a voltage source at the Output as  $V_x$  and let us say  $I_x$  is the current

Then  $R_o = \frac{V_x}{I_x}$  Here  $V_{bs} = 0 - V_x$

$$I_x = + (g_m + g_{mb}) V_x + \frac{V_x}{r_o}$$

$$\therefore I_x = \left[ g_m + g_{mb} + \frac{1}{r_o} \right] V_x$$

$$\therefore R_o = \frac{V_x}{I_x} = \frac{r_o}{1 + (g_m + g_{mb}) r_o} \approx \frac{1}{g_m + g_{mb}}$$



CDEEP  
IIT Bombay

EE 618 L 10 / Slide 2


To improve  $g_{out}$  we must reduce  $g_m$  of Load transistor. But-

$$g_m = \sqrt{2\beta'(W/L)} (I_{D5})^{1/2}$$

For a set value of  $I_{D5}$ , reduction in  $W/L$  reduces  $g_m$ , or increases  $R_o$  of load source.

Then Gain =  $-g_{m1} R_{out}$

Here  $R_{out} = R_{o2} || r_{o1} = \frac{r_{o1}}{g_{m2} + g_{mb2}} / (r_{o1} + \frac{1}{g_m'})$



$$\therefore A_{vo} = - \frac{g_{m1} r_{o1}}{g_{m2} (1 + \eta)}$$

$$A_{vo} = - \frac{g_{m1} r_{o1}}{(1 + \eta) g_{m2} r_{o1} + 1}$$

$$\eta = \frac{g_{mb2}}{g_m}$$

$$\approx - \frac{g_{m1}}{g_{m2}} = - \frac{\sqrt{2\beta'(W/L)_1 I_{D5}}}{(1 + \eta) \sqrt{2\beta'(W/L)_2 I_{D5}}}$$

$$\approx A_{vo} = \sqrt{\frac{(W/L)_1}{(W/L)_2}} \cdot \frac{1}{1 + \eta}$$



CDEEP  
IIT Bombay

# Differential Amplifier



CDEEP  
IIT Bombay

EE 618 L 10 / Slide 4


In Single Stage Amplifier (CS, CA or CD),

one of the issue is 'Biasing' for a Q-point.

Since Gain of the Amplifier is constant only if  $g_m$  &  $r_o$  are constant

However position of  $V_{bias}$  along with Input Signal  $V_{in}$ , cannot keep these two parameters ( $g_m$  &  $r_o$ ) as constant.

Stating Precisely, we observe that output voltage is not constant in particular case of large 'Gain' Amplifier.




If we use constant current biasing, may be this issue can be addressed  
A typical Biasing System could be



CDEEP  
IIT Bombay


EE 618 L \_\_\_ / Slide 5



$C_s$  is large series capacitance to block DC from  $V_{in}$ .


To achieve better blocking we need a High Pass filter at Input.

Modified Biasing scheme may be



CDEEP  
IIT Bombay

EE 618 L / Slide 6



High Pass Filter Cut off frequency

$$f_c = \frac{1}{2\pi R_{\text{large}} C_s}$$

For  $f_c$  to be lower both  $R$  and  $C$  should be v. large.  
Which means they will require large Area.


However with this Scheme,  $g_m$  of  $M1$  will only be decided by  $I_{\text{Bias}}$  and not by  $V_{\text{Bias}}$

Differential Amplifier is a better solution to this Biasing Problem



CDEEP  
IIT Bombay

EE 618 L \_\_\_\_ / Slide 7



If  $V_{Bias1} = V_{Bias2}$

then we see that-


$g_m$  for M1 & M2 are decided by Tail current source  $I_{Bias}$

An interesting outcome is that Difference  $(V_{O1} - V_{O2})$  voltage is proportional to Input difference voltage  $(V_{i1} - V_{i2})$



CDEEP  
IIT Bombay

EE 618 L \_\_\_\_ / Slide 8





We have

$$I_{DS} = \frac{\beta}{2} (V_{GS} - V_T)^2$$

$$\therefore V_{GS} = \sqrt{\frac{2I_{DS}}{\beta}} + V_T$$

$$\begin{aligned} \therefore V_{in1} - V_{in2} &= \sqrt{\frac{2I_{DS1}}{\beta}} + V_T - \sqrt{\frac{2I_{DS2}}{\beta}} - V_T \\ &= \sqrt{\frac{2I_{DS1}}{\beta}} - \sqrt{\frac{2I_{DS2}}{\beta}} \end{aligned}$$


Further  $I_{DS1} + I_{DS2} = I_{SS}$  For all cases.

$$\begin{aligned} (V_{in1} - V_{in2})^2 &= \frac{2I_{DS1}}{\beta} + \frac{2I_{DS2}}{\beta} - \frac{4}{\beta} \sqrt{I_{DS1} I_{DS2}} \\ &= \frac{2}{\beta} (I_{SS}) - \frac{4}{\beta} \sqrt{I_{DS1} I_{DS2}} \end{aligned}$$



CDEEP  
IIT Bombay

# Large Signal Behavior of DIFFAMP.



$V_{in1}$  &  $V_{in2}$  are inputs to  $M1$  &  $M2$

By circuit Analysis

$$V_{o1} = V_{DD} - I_{DS1} R_{D1}$$

$$V_{o2} = V_{DD} - I_{DS2} R_{D2}$$

$$\therefore V_{o1} - V_{o2} = I_{DS2} R_{D2} - I_{DS1} R_{D1}$$

$$= (I_{DS2} - I_{DS1}) R_D \quad \text{if } R_{D1} = R_{D2} = R_D$$

Further

$$V_{in1} - V_{in2} = V_{gs1} - V_{gs2}$$

We assume for all case now onward that  $\lambda=0$  if not stated otherwise.



CDEEP  
IIT Bombay

EE 618 L / Slide 10



CDEEP  
IIT Bombay

EE 618 L \_\_\_\_ / Slide 11

$$\text{or } \frac{\beta}{2} (V_{in1} - V_{in2})^2 - I_{SS} = -2 \sqrt{I_{DS1} I_{DS2}}$$

However

$$(I_{DS1} + I_{DS2})^2 - (I_{DS1} - I_{DS2})^2 = 4 I_{DS1} I_{DS2}$$

$$\text{or } I_{SS}^2 - (I_{DS1} - I_{DS2})^2 = \left( 2 \sqrt{I_{DS1} I_{DS2}} \right)^2$$

$$\text{or } (I_{DS1} - I_{DS2})^2 = I_{SS}^2 - \left( 2 \sqrt{I_{DS1} I_{DS2}} \right)^2$$


$$= I_{SS}^2 - \left[ \frac{\beta}{2} (V_{in1} - V_{in2})^2 - I_{SS} \right]^2$$

$$= -\frac{1}{4} \beta^2 (V_{in1} - V_{in2})^4 + \beta I_{SS} (V_{in1} - V_{in2})^2$$

$$= \beta^2 (V_{in1} - V_{in2})^2 \left[ -\frac{1}{4} \beta (V_{in1} - V_{in2})^2 + \frac{I_{SS}}{\beta} \right]$$

$$I_{DS1} - I_{DS2} = \frac{\beta}{2} (V_{in1} - V_{in2})^2 \left[ \frac{4I_{SS}}{\beta} - (V_{in1} - V_{in2})^2 \right]$$

If  $V_{in1} = V_{in2}$        $I_{DS1} = I_{DS2} = \frac{I_{SS}}{2}$



where  $\Delta V_{in1} = \sqrt{\frac{2I_{SS}}{\beta}}$



CDEEP  
IIT Bombay


# Differential Amplifier with Resistive Load



CDEEP  
IIT Bombay


EE 618 L / Slide 13

## Half Circuit Method



If the circuit shows symmetry for two inputs  $V_{in1}$  &  $V_{in2}$  as shown in Diffamp ckt shown here, then we can treat each input independent to a CS Amplifier and evaluate  $V_{o1}$  &  $V_{o2}$

Validity of Half Circuit concepts, rests on the principle of Symmetry, such that  $V_p$  remains Constant for any input combination of  $V_{in1}$  &  $V_{in2}$




For  $M_1$   $V_{in1} - V_p = V_1 = V_{GS1}$  } ①  
 or  $V_{in1} - V_1 = V_p$

& For  $M_2$   $V_{in2} - V_p = V_2 = V_{GS2}$  } ②  
 or  $V_{in2} - V_2 = V_p$

$\therefore V_{in1} - V_1 = V_{in2} - V_2$

We assume that  $V_a$  is the equilibrium value of  $V_1$  &  $V_2$

And each change by  $\Delta V_1$  &  $\Delta V_2$



$\therefore \Delta V_1 = -\Delta V_2$  - (A) or

Now  $I_{DS1} = g_m \Delta V_1$  } - (3)  
 $I_{DS2} = g_m \Delta V_2$

However  $I_{DS1} + I_{DS2} = I_{SS}$   
 $g_m \Delta V_1 + g_m \Delta V_2 = 0$  for  $\Delta I_{SS} = 0$



CDEEP  
IIT Bombay

EE 618 L \_\_\_ / Slide 15

As we have shown earlier

$$V_{in1} - V_1 = V_{in2} - V_2 \quad \text{--- (5)}$$

If we define  $V_{IN}$  as equilibrium value of  $V_{in1}$  &  $V_{in2}$ , and  $V_{in}$  changes by  $\Delta V_{in}$ , then

$$V_{in1} = V_{IN} + \Delta V_{in} \quad \& \quad V_{in2} = V_{IN} - \Delta V_{in}$$

Substituting  $V_{in1}$  &  $V_{in2}$  in (5)

$$V_{IN} + \Delta V_{in} - V_1 = V_{IN} - \Delta V_{in} - V_2$$

$$\text{or } V_{IN} + \Delta V_{in} - (V_a + \Delta V_1) = V_{IN} - \Delta V_{in} - (V_a + \Delta V_2)$$

$$\Delta V_{in} - \Delta V_1 = -(\Delta V_{in} - \Delta V_2)$$

$$\text{or } 2 \Delta V_{in} = \Delta V_1 - \Delta V_2 = 2 \Delta V_1$$

Change in input is absorbed in change in  $\Delta V_1$  ( $\& \Delta V_2$ )  $\Rightarrow V_p$  constant