

Etching in VLSI Processing

1. Wet Etching

2. Dry Etching -

- Plasma Etching
- Reactive Ion Etching
- Sputter etch

Films to be etched :

1. SiO_2 ,
2. Si_3N_4 ,
3. Silicon,
4. Polysilicon

5 Metals like : Al, Ti, Mo, W, Va & Copper EE 669 L 27 / Slide 26

6 Alloys & compounds : TiO_2 , TiN , silicides of Mo, Pt

A. Wet Etching



Poly is etched in : $\text{HF:HNO}_3:\text{H}_2\text{O} :: 6:100:40$

(c) $\text{HCl} + \text{H}_2\text{O}$ can etch Al

$\text{H}_3\text{PO}_4 + \text{HNO}_3 + \text{H}_2\text{O}$ can etch Al.

In etching selectivity is major parameter to decide.


If γ_1 is etch rate in film 1 and γ_2 is the etch rate in film 2, then Selectivity

$$S = \frac{\gamma_1}{\gamma_2}$$




Higher the value of S , we can have ~~specific~~ specific film etched and other not affected.

Disadvantage of Wet Etching :

Wet Etching is Isotropic in nature and hence creates unwanted etched pattern.



'b' is called Bias.



EE 669 L 27 / Slide 38


Anisotropy is defined as

$$A_f = 1 - \frac{r_{\text{lateral}}}{r_{\text{vertical}}} \quad r \text{ is Etch rate}$$

From earlier figure if time of etching is t

then $b = r_{\text{lateral}} \cdot t$ & $d = r_{\text{vertical}} \cdot t$

$$\therefore A_f = 1 - \frac{b}{d}$$



x = Distance between Mask edges
 S_m = Mask Width

$$\textcircled{1} \text{ clearly } 2S_f - S_m = x \quad \textcircled{2} \quad S_m = S_f + 2b$$

$$\textcircled{3} \quad S_m = S_f + x_f \quad \frac{(1-A_f) \times 2}{\star}$$


$$\textcircled{4} \quad A_f = 1 - \frac{b}{x_f} \quad \text{where } b \text{ is Bias.} \\ \text{and } x_f \text{ is Film thickness}$$

$$\text{or } \frac{b}{x_f} = (1-A_f) \quad \text{or } b = x_f (1-A_f)$$

$$\textcircled{5} \quad \therefore x = 2S_f - S_f - 2x_f (1-A_f)$$

$$x = S_f - 2x_f (1-A_f) \quad \text{or } S_f = x + 2x_f (1-A_f)$$

S_f = Film width & spacing after etching



R.I.E.



CDEEP
IIT Bombay

RF causes ions & electrons to change their direction

of motion as per field.

However Ions are heavier and hence cannot move as fast as electrons. Some of the electrons are absorbed




at the wafer Surface and it becomes - very charged. Plasma has now more + tive (ions) charge.

The field direction is such that Reactive ions are brought to the wafer surface. This chemical etching process is directed as the field, vertically down causing Anisotropic Etching.

EE 669 L 28 / Slide 6

Freon or similar Fluorine based compound gases are used in most film etching. However other halid containing species such as Cl_2 , HBr , & F .

Silicon etching is possible using nascent F created, by reaction $\text{Si} + 4\text{F} \rightarrow \text{SiF}_4$




Plasma Etching : (~~No~~ reactive species of Fluorine used)

This is Isotropic etching but it is Dry Etching


It is used in Ashing of Resist using Oxygen Plasma



EE 669 L²⁸ / Slide 8



endview



side view

Etching Models :

(i) Linear Etch Model

(ii) Saturation/Adsorption Model for (RIE)

(i) Assumption: chemical & ionic components in Plasmachipping , independently act and superimpose each other . Then Etch rate is given by

$$\text{Etch Rate} = \frac{S_c K_f F_c}{N} + \frac{K_i F_i}{N}$$

Chemical + Ionic

Here F_c is chemical Flux and F_i is Ionic flux at each Point on Surface
 K_f is Rate constant for Ch. Process & K_i is rate constat for Ionic case.
 S_c is sticking Coeff of Chemical atoms on Surface [$0 < S_c < 1$]
A Finally N is the density (/cc) of Film material

In this model we say that vertical etching is due to both Chemical & Ionic processes.

However etching in lateral direction, one can say that only chemical reaction occurs as ions travel mostly in Vertical direction. For this case we can take $f_l = 0$

(ii) Saturation/Adsorption Model:

In this one assumes that both Chemical & Ionic processes act together. Here assumption is that neutral flux creates sites for etching. It is shown that

$$\text{Etch Rate} = \frac{1}{N} \cdot \frac{1}{\left[\frac{1}{K_i F_L} + \frac{1}{S_C F_C} \right]}$$



CDEEP
IIT Bombay



CDEEP
IIT Bombay

EE 669 L 28 / Slide 11

Back-End Technology

Back-End Technology in IC fabrication refers to metal layers above 1st Metal layer, which leads to Interconnects.

Interconnect Layers these days are six or Seven. This needs for creation of

(i) Contacts

(ii) Vias

(iii) Intermetallic Dielectric

number of

Current Complex Systems needs larger interconnects from large nodes of circuit. The success of realisation of Complex System depends on place & (route) of Devices and Interconnecting them for high performance.





CDEEP
IIT Bombay

An Interconnect (Metal line on Dielectric) is like an RLC circuit or precisely a transmission line at higher frequency (Lower Technology Node). The analysis shows that

- the delay increases as technology scales.


Typically even for RC delay model, the delay on a line is

$$\tau_L \propto \text{Area (chip)}$$

$$\propto \left(\frac{1}{F_{\min}}\right)^2$$

$$\propto K_{\text{oxide}}$$

$$\propto \rho \text{ (Resistivity)}$$



Hence for Higher Performance Circuits, this is the biggest hurdle to cross.

Aluminum as Contact and as Interconnect.


i Al forms a good contact with S & D.

a. Al-Si alloy is formed at around 450°C

b. Al is dopant in silicon

Good contact means - Ohmic Contact

Problem with Al :




(a) Junction Pitting

As Silicon has solubility in Aluminum and hence at 450°C , Silicon also diffuse through S/D towards Al. Al then finds voids and diffuse through Silicon n⁺ region into substrate P. This creates spikes shorting Source.



CDEEP
IIT Bombay

EE 669 L 28 / Slide 14






CDEEP
IIT Bombay

TiN layer could be used as Barrier layer between Al and Si (S&D regions)

(ii) Stress Effect: Due to compressive stress developed by Al line running over SiO_2 layer, at times hillocks are formed due to grain-boundary diffusion.



This can break the interconnect.

(iii) Third Problem is due to Electromigration (Discussed earlier)

B) Copper Technology for Interconnect.



For lower resistance interconnect / length, Al is replaced by Copper in upper layers of interconnects. Copper is a trap giving impurity in Si, and hence needs separation between itself & Silicon. This is called Cladding.

TiN, or Tantalum based alloys or vanadium oxides are used as cladding layers.




The Copper interconnect process was invented by IBM and Texas Instruments around year 1998. This speeded up the circuit by almost $1\frac{1}{2}$ times with the same technology & architectures.


(i) Creation of Plugs :



CVD



Etchback



CDEEP
IIT Bombay


EE 669 L 28 / Slide 17

This process is called **Damascene Process**.

(D) Intermetallic Dielectric : Two metal layers (m_1 or m_2) are separated by Dielectric layer called IMD.

This structure acts like Capacitor.

Thus signal in m_1 can get connected to m_2 through this capacitor. To avoid cross-talk, Z should be v. large. However with increasing frequency of operation of circuits, Z actually reduces.



$$C = \frac{\epsilon A}{t}$$

$$Z = \frac{1}{j\omega C}$$



CDEEP
IIT Bombay

Further as interconnects run longer, the area too increases for capacitor. This too then reduces ' Z '.

Hence to avoid cross-talk, or to increase Z at operating frequency we have two options :

- (i) Increase Oxide Thickness. But it leads to
- More Non-planar structure
 - Deeper Vias (Reliability issue)
 - Non filling of Vias by metal

Hence this option is limited option.


- (ii) Second option is to use Dielectric with lower $\epsilon (K\epsilon_0)$
HSQ (Hydrogen silsequioxane) with K of 2.8 is better than SiO_2 . Organics like Fluoro-polymers can give $K = 1.8$. Porous SiO_2 can give $K \approx 1.2 - 1.8$. Air Bridge: $K = 1$

Typical two layer Interconnect with connection from Layer 2 to S/D Silicon




CDEEP
IIT Bombay

EE 669 L 28 / Slide 19



Packaging



EE 669 L 28 / Slide 20

Flip Chip Ball Bonding

