


Selective doping - Ion Implantation-Machine

- (1) Gas source of material, such as BF₃ or AsH₃ at high accelerating potential; valve controls flow of gas to ion source
- (2) Power supply to energize the ion source
- (3) Ion source containing plasma with the species of interest (such as +As, +B, or +BF₂), at pressures of ~ 10⁻³ torr
- (4) Analyzer magnet: allows only ions with desired charge/mass ratio through
- (5) Acceleration tube through which the beam passes
- (6) Deflection plates to which voltages are applied to scan the beam in x and y directions and give uniform implantation
- (7) Target chamber consisting of area-defining aperture, Faraday cage, and wafer feed mechanism



CDEEP
IIT Bombay


EE 669 L21 / Slide 01

Ref: Dept of PE
Shenfa Technology
University, Iran

Selective doping - Ion Implantation

Principles of Ion Implant

- Generation of ions
 - dopant gas containing desired species
 - BF₃, B₂H₆, PH₃, AsH₃, AsF₅
 - plasma provides positive ions
 - (B11)⁺, BF₂⁺, (P31)⁺, (P31)⁺⁺
 - Ion Extraction
 - Ions are extracted from the source due to a high electric field
 - Ion Selection
 - Magnetic field mass analyzer selects the appropriate ion (mass & charge)
 - Ion Acceleration
 - Further accelerate ions giving the ions their final kinetic energy.




CDEEP
IIT Bombay

EE 669 L 21 / Slide 02


Ref: Dept of EE
STU, Iran

Selective doping - Ion Implantation




Multi-Wafer chuck

Selective doping - Ion Implantation- Plasma source



Nielsen-type gaseous source



variable extraction voltage
(typically ~30KV)

Pressure : 10^{-4} to 10^{-2} Torr

Ion Source is characterised by

Ion Current density

$$J_{ion} = \frac{5.5 \times 10^{-8} V_{ext}^{3/2}}{d^2 \cdot M^{1/2}} \text{ Amp/cm}^2$$




CDEEP
IIT Bombay

EE 669 L 21 / Slide 4

Ref : Deptt of EE
STU, Iron

Selective doping - Ion Implantation-Mass analyzer



v = velocity

$$M/q = R^2 B^2 / (2 V_{ext})$$

$$v = \sqrt{\frac{2q}{m} V_{ext}}$$

R = Radius of Curvature.

$$B \cdot R = \sqrt{\frac{2q}{m} V_{ext}} / (q/M)$$

$$= 4.55 \sqrt{M V_{ext}} \text{ KG.cm}$$

$B \cdot R$ is called Magnetic Rigidity.



EE 669 L 21 / Slide 05

Conclusion:

for a Magnet , R is Fixed .

Hence for a given Extractor Voltage

$$B \propto \sqrt{M}$$


B is controlled by Coil Current, which can then fix species of One Mass .

Ref: Deptt of EE, STU, Iran



CDEEP
IIT Bombay

EE 669 L 21 / Slide 6




Hysteresis is
seen in B-H
curve of Magnets

Magnetisation Curve for a Magnet



- 1 Permanent Magnet
- 2. Electromagnet
- 3. Temporary Magnet

Selective doping - Ion Implantation- Mass analyzer

BF_3 Gas Spectrum




PH_3 Gas Spectrum



EE 669 L 21 / Slide 07

Ref: - DUT & EE
STU, Iran

Selective doping - Ion Implantation- Accelerator



CDEEP
IIT Bombay

EE 669 L21 / Slide 08

Ref Deptt of EE
STU, Iran

Selective doping - Ion Implantation-Scanner




CDEEP
IIT Bombay


EE 669 L²¹ / Slide ⁰⁹

Beam Scanning

Electrostatic scanning (low/medium beam current implanters ($I < 1\text{mA}$)




This type of implanter is suitable for low dose implants. The beam current is adjusted to result in $t > 10 \text{ sec/wafer}$. With scan frequencies in the 100 Hz range, good implant uniformity is achieved with reasonable throughput.



Ref : Dept 3 & E
STU, Iran

Selective doping - Ion Implantation-Wafer cage (Faraday cup)

In-situ Dose Control



$$N_s = \text{Dose} = \frac{1}{qA} \int_0^{t'} I(t) dt$$

Ref.:— Deptt of EE
Shahrood Technology University, Iran



CDEEP
IIT Bombay

EE 669 L21 / Slide 11

Silicon Integrated Circuit Process Flow for CMOS Technology

CMOS PROCESS FLOW (BASIC PROCESS)

i. choice of Substrate :

{ MOS CIRCUITS :— <100> Oriented

{ Bipolar Circuits :— <111> Oriented

(ii) Doping : 5-50 Ωcm

(iii) P-type (Boron) Doped Wafers

Typical conc. $\approx 10^{15}/\text{cc}$ for 0.25μ Technology Node

EBP Count $< 1/\text{cm}^2$

(iv) Wafer Size & Thickness as per
Technology Node.



CDEEP
IIT Bombay

EE 669 L 21 / Slide 12



CDEEP
IIT Bombay

EE 669 L₃₁ / Slide 13

2. Active Area Creation:

Active areas are those regions where MOS Transistors will be created.

All transistors need to be separated and Process which allows this is called 'Isolation'.

'1st Mask' is used here to delineate Active areas, and hence called "Active Area Mask".

Isolation is provided by thick Oxide and there are two ways it is created in an NMOS ICs.


(i) LOCOS Process used to create Bird's Beak or Bird's Crest.

(ii) LOCOS is used to create "Shallow Trench Isolation" also popularly called 'STI'




CDEEP
IIT Bombay

EE 669 L 31 / Slide 14




P-Semiconductor

o Bulk



A Typical basic
CMOS transistor
cross - section


Mask for above figure



Thermal Growth





Photoresist (Deposition + Spin)



Photoresists thickness
0.6 μm to 1.0 μm

Si₃N₄ Deposition



1st Mask - Lithography



Clear field
for PPR


EE 669 L 31 / Slide 15




CDEEP
IIT Bombay

EE 669 L 31 / Slide 16


5




Pattern etched
in Photoresist
(Development) and
Silicon Nitride



Keeping Resist & Si_3N_4 in areas which are active areas
Then Resist is Stripped




Oxidation



LOCOS




Dry - Wet - Dry Oxidation



CDEEP
IIT Bombay

EE 669 L 21 / Slide 17

If we do not have initial 'PAD-Oxide', but directly deposit Si_3N_4 , then we see, after patterning we have




Due to Mismatch of Thermal Coeff. of Expansion, Si_3N_4 lifts from edges during patterning & removal of resist followed Thermal Cycle

Si_3N_4 is etched all-


Shallow Trench Isolation (STI)

First 4 steps are identical to normal LOCOS process. Even 5th step is also same.



Now we do
Silicon etching through created
windows

EE 669 L 21 / Slide 18





CDEEP
IIT Bombay



EE 669 L 21 / Slide 19

After etching of Trenches in Silicon, one removes resist by Stripping.

Then wafers are subjected to Dry Oxidation for creation of good quality thin layers on all sides of Trenches. Oxide thickness is around 100 \AA to 200 \AA ,

The wafer status is shown below.

Then Thick Silicon Dioxide is Deposited after Removal of Si_3N_4 or many a times
This is not done




Now Upper Surface which has undulation, is given Chemical Mechanical Polish (CMP), which planishes that top layer.



CDEEP
IIT Bombay

EE 669 L 31 / Slide 20



Recessed Trenched Oxide Isolation (STI)