


Selective doping - Ion Implantation-Machine

- ♦ (1) Gas source of material, such as BF_3 or AsH_3 at high accelerating potential; valve controls flow of gas to ion source
- ♦ (2) Power supply to energize the ion source
- ♦ (3) Ion source containing plasma with the species of interest (such as $+\text{As}$, $+\text{B}$, or $+\text{BF}_2$), at pressures of $\sim 10^{-3}$ torr
- ♦ (4) Analyzer magnet: allows only ions with desired charge/mass ratio through
- ♦ (5) Acceleration tube through which the beam passes
- ♦ (6) Deflection plates to which voltages are applied to scan the beam in x and y directions and give uniform implantation
- ♦ (7) Target chamber consisting of area-defining aperture, Faraday cage, and wafer feed mechanism



CDEEP
IIT Bombay


EE 669 L21 / Slide 01

Ref: Dept of EE
Sharif Technology
University, Iran

Selective doping - Ion Implantation

Principles of Ion Implant

- Generation of ions
 - dopant gas containing desired species
 - BF_3 , B_2H_6 , PH_3 , AsH_3 , AsF_5
 - plasma provides positive ions
 - $(\text{B}^{11})^+$, BF_2^+
 - $(\text{P}^{31})^+$, $(\text{P}^{31})^{++}$
- Ion Extraction
 - Ions are extracted from the source due to a high electric field
- Ion Selection
 - Magnetic field mass analyzer selects the appropriate ion (mass & charge)
- Ion Acceleration
 - Further accelerate ions giving the ions their final kinetic energy.




CDEEP
IIT Bombay

EE 669 L 21 / Slide 02

Ref: Dept of EE
STU, Iran


Selective doping - Ion Implantation



Multi-Wafer chuck


Ref :- Dept of EE
STU, Iran

Selective doping - Ion Implantation- Plasma source



variable extraction voltage
(typically ~30KV)

Nielsen-type gaseous source



Pressure : 10^{-4} to 10^{-2} Torr



CDEEP
IIT Bombay

EE 669 L 21 / Slide 4

Ion source is characterised by

Ion current density

$$J_{ion} = \frac{5.5 \times 10^{-8} V_{ext}^{3/2}}{d^2 \cdot M^{1/2}} \text{ Amp/cm}^2$$


Ref : Dept of EE
STU, Iron

Selective doping - Ion Implantation-Mass analyzer



CDEEP
IIT Bombay

EE 669 L 21 / Slide 05



$v =$ velocity

$$M/q = R^2 B^2 / (2 V_{ext})$$

$$v = \sqrt{\frac{2q}{m} V_{ext}}$$

$R =$ Radius of Curvature.

$$B \cdot R = \sqrt{\frac{2q}{m} V_{ext}} / (q/m)$$

$$= 4.55 \sqrt{M V_{ext}} \text{ KG.cm}$$

$B \cdot R$ is called Magnetic Rigidity.

Conclusion:

For a Magnet, R is Fixed.

Hence for a given Extractor Voltage

$$B \propto \sqrt{M}$$


B is controlled by Coil Current, which can then fix species of One Mass.

Ref: Dutt & PE, STU, Iran



CDEEP
IIT Bombay

EE 669 L 21 / Slide 6



Hysteresis is
seen in B-H
curve of Magnets

Magnetisation Curve for a Magnet

1. Permanent Magnet
2. Electromagnet
3. Temporary Magnet


Selective doping - Ion Implantation- Accelerator



CDEEP
IIT Bombay

EE 669 L21 / Slide 08

Ion Acceleration



Ret Dept of EE
STU, Iran


Selective doping - Ion Implantation-Scanner



CDEEP
IIT Bombay

EE 669 L 21 / Slide 09

Beam Scanning



This type of implanter is suitable for low dose implants. The beam current is adjusted to result in $t > 10$ sec/wafer. With scan frequencies in the 100 Hz range, good implant uniformity is achieved with reasonable throughput.

Ref: Delit 3, EE
STU, Iran


Selective doping - Ion Implantation - Wafer cage (Faraday cup)



CDEEP
IIT Bombay

EE 669 L 21 / Slide 10

In-situ Dose Control



$$N_s = \text{Dose} = \frac{1}{qA} \int_0^{t'} I(t) dt$$

Ref:- Dept of EE
Shonfa Technology
University, Iran



CDEEP
IIT Bombay

Silicon Integrated Circuit Process Flow for CMOS Technology

EE 669 L 21 / Slide 11

CMOS PROCESS FLOW (BASIC PROCESS)



CDEEP
IIT Bombay

EE 669 L 21 / Slide 12

1. Choice of Substrate :

{ MOS CIRCUITS :— $\langle 100 \rangle$ Oriented
{ Bipolar Circuits :— $\langle 111 \rangle$ Oriented

(ii) Doping : 5-50 Ωcm

(iii) P-type (Boron) Doped Wafers

Typical conc. $\approx 10^{15}/\text{cc}$ for 0.25 μ Technology Node

EDP count $< 1/\text{cm}^2$

(iv) Wafer Size & Thickness as per Technology Node.

2. Active Area Creation:

Active areas are those regions where MOS Transistors will be created.

All transistors need to be separated and Process which allows this is called 'Isolation'. '1st Mask' is used here to delineate Active areas, and hence called "Active Area Mask".

Isolation is provided by thick Oxide and there are two ways it is created in an MOS ICs.

(i) LOCOS Process used to create Bird's Beak or Bird's Crest.

(ii) LOCOS is used to create "Shallow Trench Isolation" also popularly called 'STI'




CDEEP
IIT Bombay

EE 669 L21 / Slide 13




CDEEP
IIT Bombay

EE 669 L 21 / Slide 14



P-Semiconductor

Bulk




A Typical basic
CMOS transistor
Cross-section

Mask for above figure




CDEEP
IIT Bombay


EE 669 L 31 / Slide 15



Thermal Growth




Photoresist (Deposition + Spin)




Photoresists thickness
0.6 μm to 1.0 μm

Si_3N_4 Deposition


LPCVD



Typical Thickness (800 \AA)



1st Mask — Lithography




Clear field
for PPR




CDEEP
IIT Bombay

EE 669 L 31 / Slide 16


5




Pattern etched
in Photoresist
(Development) and
Silicon Nitride



Keeping Resist & Si_3N_4 in areas which are active areas
Then Resist is Stripped



Oxidation



LOCOS


Dry - wet - Dry Oxidation





CDEEP
IIT Bombay

EE 669 L 21 / Slide 17

Magnified pattern looks like Bird's Beak after etching Si_3N_4



If we donot have Initial 'PAD-oxide', but directly deposit Si Nitride, then we see, after Patterning we have



Due to Mismatch of Thermal Coeff. of Expansion, Si_3N_4 lifts from edges during patterning & removal of resist followed Thermal Cycle

After Oxidation Si_3N_4 IS etched all-




CDEEP
IIT Bombay


EE 669 L 21 / Slide 18

Shallow Trench Isolation (STI)

First ④ steps are identical to normal LOCOS Process. Even 5th step is also same.



Now we do Silicon etching through created windows




Initial Silicon Surface
Shallow Trench in Silicon.


After etching of Trenches in Silicon, one removes resist by Stripping.

Then wafers are subjected to Dry Oxidation for creation of good quality thin layers on all sides of Trenches. Oxide thickness is around 100\AA to 200\AA ,

The wafer status is shown below:



Then Thick Silicon Dioxide is Deposited after Removal of Si_3N_4 or many a times. This is not done.



Now Upper Surface which has undulation, is given Chemical Mechanical Polish (CMP), which planarizes that top layer.




CDEEP
IIT Bombay

EE 669 L 21 / Slide 19



CDEEP
IIT Bombay

EE 669 L 21 / Slide 20



Recessed Trenched Oxide Isolation (STI)