



CDEEP
IIT Bombay

EE 669 L 16 / Slide 1

"Lithography"

- (i) Photolithography
- (ii) e-Beam Lithography
- (iii) X-ray Beam lithography


"Pattern Transfer Technique"

1. Mask
2. Etching



CDEEP
IIT Bombay

EE 669 L 16 / Slide 2




Cross-section & Layouts



CDEEP
IIT Bombay


EE 669 L 16 / Slide 3



CMOS PROCESS

Lithography is the process that creates features on a silicon wafer to form an Integrated Circuit.

Lec 16 4



Lithography (li-thog' re-fe) n. A process in which a masked pattern is projected onto a photosensitive coating that covers a substrate to form geometrical shapes by the use of photosensitive resists, masks, and developing techniques

Integrated Circuits could only be realised due to a most important Process called Lithography.



CDEEP
IIT Bombay

EE 669 L 16 / Slide 5

Moore's Law was essentially based on improvements in lithography

Roughly $(1/3)^{\text{rd}}$ of the cost of IC manufacture goes into lithography.

Lithography is the technique of transferring layout Patterns on Silicon and allow selective etching as per pattern.

Three issues of lithography are

- (i) Mask Design
- (ii) Mask Fabrication
- (iii) Wafer Printing



CDEEP
IIT Bombay

EE 669 L 16 / Slide 6

(i) Mask Design :—

From a Circuit performance of an IC, we realise All Process-Level Masks and they are then used in selective area processing.

Layouts are given in the form of 'gds' format which essentially represents the coordinates of each pattern. There could be 16 or more ~~Numbers~~ Numbers of Masks Patterns. Before they could be used, these Patterns are made first on Mask Plates.



CDEEP
IIT Bombay


EE 669 L 16 / Slide 7

From CAD tool use, we create layouts, and then use Back Extraction to get Circuit Schematic. Circuit Simulations prior and after 'Layout' need to be matched. Further Layouts are also subjected to DRCs, before they are committed to 'Mask Plates'.

Mask-Making System uses a Microscope like systems which transfers images on Photoemulsion plates.

One single Pattern of a circuit, needs to be replicated to large number of chips on a wafer. Thus we need a system which is called 'Step & Repeat'.


Mask making in Step & Repeat System



CDEEP
IIT Bombay

EE 669 L 16 / Slide 8


Overlap Exposure






CDEEP
IIT Bombay

EE 669 L 16 / Slide 9



Step system.

4x or 5x initial
Pattern is reduced
to X in Repeat
system



Repeat System.

LIGHT SOURCES

Scale down technologies, will have smaller features. To create smaller dimension patterns, one needs shorter wavelength of beams.



CDEEP
IIT Bombay

EE 669 L 16 / Slide 10

Two Possible Sources : (a) Mercury atoms

(b) Electron Beams

i Photolithography — Light source — Hg vapour lamps as source

ii Electron Beam Lithography — Electron Source — CRT like system.

(i) Light source uses lamp which has vapour pressure of the order of 20 to 40 atm. This creates Plasma (High Intensity) which radiates many spectral lines.

In Plasma, effective electron temperature $40\text{K}^\circ\text{K}$.
Hence emission could produce UV and even deep UV.

In Olden days $\lambda \approx \begin{matrix} 2900 \text{ \AA} \\ -4000 \text{ \AA} \end{matrix}$ was used. Now we have two spectral lines in Use.



CDEEP
IIT Bombay

EE 669 L 16 / Slide 11

① g-line with $\lambda = 436 \text{ nm}$ ($4360 \text{ \AA}$)

② i-line with $\lambda = 365 \text{ nm}$ ($3650 \text{ \AA}$)

Best of Features which can be delineated are known to be $0.25 \mu - 0.35 \mu\text{m}$.

Alternate to Plasma based UV system, one can use Excimer Lasers with high high Brightness.




① $\text{KrF} - \lambda = 248 \text{ nm}$ (Used for Technologies 0.13μ to 0.25μ)

② $\text{ArF} - \lambda = \underline{193 \text{ nm}}$ (Used for Technologies $< 90 \text{ nm}$.)

③ CaF is also currently being Investigated.

Cost/Pixel Reduction for Optical Lithography



Source: ASML