


# 1

## FABRICATION OF SILICON VLSI CIRCUITS USING THE MOS TECHNOLOGY

### Model Problems

(1) N-type impurities are diffused in a p-wafer such that, n-layer is uniformly doped and junction depth is  $x_j = 0.15 \text{ mm}$ . When one monitors sheet resistance, we obtain  $\rho_S = 100 \text{ ohms}/\square$ . Evaluate donor concentration if  $U_n = 1300 \text{ cm}^2/\text{V.sec}$ . ( $q = 1.6 \times 10^{-19} \text{ C}$ ).

(2) A Test structure in a CMOS process is shown below :



There are two capacitors observe here. One related to Gate oxide with thickness  $t_{\text{GOx}}$  and other one is due to Field oxide with thickness  $t_{\text{FOx}}$ .

The area of Gate capacitance is  $4 \mu\text{m}^2$  and field oxide capacitance is  $25 \mu\text{m}^2$ .

Following were process steps :

- Starting wafer is  $\langle 100 \rangle$  oriented silicon substrate with doping  $5 \times 10^{18}/\text{cc}$  with Boron.



(ii) Before oxidation wafers were given RCA clean.

(2)

(iii) Field oxidation was performed with following sequence

(a) Dry oxidation : Temp =  $900^{\circ}\text{C}$ , time = 2 hrs.


(b) Wet oxidation : Temp =  $1250^{\circ}\text{C}$ , Time: 110 minutes



(iv) Using a mask and lithography technique window in Fox opened which has area of  $2\text{mm} \times 2\text{mm}$ . In this area we shall create gate-oxide.

(v) Wafers were given RCA clean and wafers were loaded in the oxide furnace with process cycle as

(a) Dry oxidation : Temp =  $950^{\circ}\text{C}$   
time = 90 minutes



p-Semiconductor  
Step (v)

(vi) wafers were RCA cleaned and  
Aluminium film was evaporated  
both sides of the wafer.

(3)

(vii) Using second mask (metal mask) and  
doing lithography, we realize two  
capacitors. one with gate oxide and  
other with FOX.

For process standardisation, we monitor  
the two capacitances and get HF CV  
plots. Draw CV for both and mark  
 $V_{Tgate}$  and  $V_{Tfox}$ .

The analytical  $V_{TS}$  were evaluated  
using data.

$$(1) \Phi_{ms} = 0 \quad (2) \Phi_{ox} = 0 \quad (3) 2\Phi_f = 0.68V$$

$$(4) K_{ox} = 3.9 \quad (5) K_{Si} = 12 \quad (6) q = 1.6 \times 10^{-19} C$$

$$(7) \epsilon_0 = 8.88 \times 10^{-14} F/cm^2 \quad (8) k = 1.38 \times 10^{-23} J/K$$


→ In nut-shell evaluate  $V_{Tgate}$  and  
 $V_{Tfox}$ . Assume  $X_{dmax} = 0.4 \mu m$ .

(3) A boron doped crystal purified by the  
Czochralski technique is required to  
have a resistivity of  $8 \Omega cm$ . When  
half the crystal is grown.

Assuming that a 90 gm pure silicon charge is used, how much 0.012 cm boron doped silicon must be added to the melt? For this crystal, plot resistivity as a function of the fraction of the melt solidified. Assume  $k_0 = 0.8$  and the hole mobility  $\mu_p = 550 \text{ cm}^2/\text{V.Sec}$ . (4)

- (4) An X-ray exposure system uses photons with an energy of 1.5 KeV. If the separation between the mask and wafer is 22 um, estimate the diffraction limited resolution that is achievable by this system.
- (5) A silicon wafer is covered by an  $\text{SiO}_2$  film 0.35 um thick.
- What is the time required to increase thickness by 0.5 um by oxidation in  $\text{H}_2\text{O}$  at  $1250^\circ\text{C}$ ?
  - Repeat for oxidation in dry  $\text{O}_2$  at  $1200^\circ\text{C}$ .

(6) In a typical CMOS process, one 5 needs to create a p-well in n-substrate. p-well is used for nmos transistors and substrate which is n-type is used for making PMOS devices.



N-Semiconductors

Deep p-well is about 3 μm deep for old 1 μm CMOS process. p-well is therefore created by diffusion technique with 2 steps process.

→ Initial substrate concentration is  $N_d = 7 \times 10^{15} / \text{cc}$ .

(i) Predeposition : constant source diffusion at

$$(a) \text{ Temperature} = \underline{\underline{\quad ? \quad}}$$

$$(b) \text{ Time} = \underline{\underline{\quad ? \quad}}$$

(c) Impurity Source = Boron

→ Measurements after predeposition gives surface concentration  $N_0 = 2 \times 10^{20} / \text{cc}$

(ii) After Predeposition, the grown Borosilicate glass is Etched out. Wafers were cleaned and loaded for Drive-in in the furnace.

(6)

Drive-in Temp = 1100°C

Drive-in time = 99.

Sheet resistance measurement gives  $R_S = 65 \text{ ohms}/\square$ . The junction depth measurement gives  $\alpha_j = 31 \mu\text{m}$

You help the lab-engineer to evaluate


(A) Predeposition temperature

(B) Predeposition time

(C) Junction depth and impurity density after predeposition.

(D) Drive-in time

(E) A resistor for an Analog IC is made using a layer of deposited polysilicon of  $0.4 \mu\text{m}$  thick, as shown below.



→ (a) The doping the

polysilicon is  $0.5 \times 10^{16} \text{ /cm}^3$ . The

carrier mobility

$W = 100 \text{ cm}^2/\text{Vsec}$  is low because of scattering at grain boundaries. If the resistor has  $L = 80 \mu\text{m}$  &  $W = 15 \mu\text{m}$ .

What is the resistance in ohms?

(b) A thermal oxidation is performed on the polysilicon for 2 hours at 900°C in  $\text{H}_2\text{O}$ .

Assuming D/A for polysilicon is  $2/3$  that of  $\langle 111 \rangle$  silicon, what is the polysilicon thickness that remains. 7

(C) Assuming that all of the dopant remains in the polysilicon (i.e. does not segregate to oxide), what is the new value of the resistos in (a), assume the mobility does not change.

(B) In a CMOS process, tungsten is deposited for capping plugs in vias, using sputtering process. Sputtering allows Argon ions to acquire energy of  $E$  which is due to cathode - anode voltage of 100 V.

Threshold Energy  $E_{th}$  for sputter process of tungsten by Argon ions. is  $= 83 \text{ eV}$

Internal energy (sublimation energy) is  $191 \text{ Kcal/mol}$ .

Evaluate the sputter yields - what does it signify? Given  $Z_W = 74$ ;  $Z_{Ar} = 18$ ;  $1 \frac{\text{Kcal}}{\text{mol}} = 0.0434 \text{ eV/mol}$ . Avogadro's no.  $= 6.022 \times 10^{23}/\text{mol}$

(9) In a projection lithographic system, we have been using a light source with i-line wavelength of 365 nm. The depth of focus for this lens system is  $\pm 0.35 \text{ nm}$ . The constant  $K_2$  in DOF expression can be taken as 0.5. What is the resolution of

two lines possible in the system under (8)  
use. Sketch intensity pattern for this  
case.

(10) A Boron Implant is carried out in silicon which is coated with  $\text{Si}_3\text{N}_4$  film. The energy of implant is 40 keV which allows peak concentration of dopant profile occurring at interface of  $\text{Si}_3\text{N}_4$  film and silicon. This process allows masking of impurities to the tune of 6 Nines. You can take  $R_p$  of Boron in  $\text{Si}_3\text{N}_4$  as 1.62 of  $R_p$  in silicon. Evaluate thickness of  $\text{Si}_3\text{N}_4$  film.

(11) A p-type (boron) diffusion is performed as follows :

Pre-diff : 30 minutes,  $900^\circ\text{C}$ , solid solubility  
Drive-in : 60 minutes,  $1000^\circ\text{C}$

- (a) What is deposited ?
- (b) If the substrate is doped  $1.8 \times 10^{15} \text{ cm}^{-3}$  phosphorus, what is  $x_j$ .
- (c) What is sheet resistance of the diffused layer ?

(12) A  $1.5 \times 10^{14} \text{ cm}^{-2}$  phosphorus implant through a 200 nm  $\text{SiO}_2$  mask layer is performed to the peak concentration is at the silicon/ $\text{SiO}_2$  interface. An anneal is then performed for 32 min

(9)

at  $950^{\circ}\text{C}$ . Calculate the location of the junction with the substrate doped at  $1 \times 10^{19} \text{ cm}^{-3}$ . Assume no diffusion in the masking layer and ignore any segregation effects. Assume the same range statistics for  $\text{SiO}_2$  and  $\text{Si}$ .

(13) calculate the deposition rate for a small planar surface evaporation source in which  $\theta_i = 30^{\circ}$ ,  $\theta_k = 45^{\circ}$ , the evaporation rate is  $15 \times 10^{-3} \text{ gm sec}^{-1}$ , the distance from the source to the wafer is 6 cm, and the density of the material being deposited equal  $5.5 \text{ gm cm}^{-3}$ .

(14) In a certain process, it is desired that the pitch of metal lines be equal to or less than  $1.2 \mu\text{m}$  (the pitch equals one metal line width plus one spacing between metal lines, measured at top of features). Assume that the metal line width and spacing are equal (that is  $0.6 \mu\text{m}$  each). The height of such structures is also  $0.6 \mu\text{m}$  and the minimum lithographic dimension is  $0.3 \mu\text{m}$ .

(a) What minimum degree of anisotropy is needed in an etch process in order to produce such a structure?

(b) What minimum pitch could be obtained  
for such a structure with wet etching? (10)  
(Again with minimum lithograph dimension  
of 0.3  $\mu$ m, thickness or 0.6  $\mu$ m and  
equal metal width and spacing.)

\* Reference :

(1) Silicon VLSI Technology  
James D. Plummer, Michael D. Deal,  
Peter B. Griffin.