TLP on Chip: HT/SMT and CMP
Intel Montecito
Features
Overview
Dual threads
Thread urgency
Core arbiter
Power efficiency
Foxton technology
Die photo
Sun Niagara OR Ultrasparc T1
Pipeline details
Cache hierarchy
Thread selection