TLP on Chip: HT/SMT and CMP
SMT
Multi-threading
Problems of SMT
CMP
Why CMP?
Moore’s law
Power consumption?
Clustered arch.
ABCs of CMP
Shared cache design
Hierarchical MP
