The use of cache memory solves the memory access problem
Occasionally, a memory request results in a cache miss. This causes the pipeline stage that issued the memory request to take much longer time to complete its task and in this case the pipeline stalls. The effect of cache miss in pipeline processing is shown in the Figure 9.7.
Clock Cycle
Instructions
1
2
3
4
5
6
7
8
9
I1
I2
I3
Time
Figure 9.7: Effect of cache miss in pipeline processing
Time