Figure 5.5 : Instruction cycle state diagram with interrupt.

The Figure 5.5 shows a revised instruction cycle state diagram that includes interrupt cycle processing.